SOC Design Engineer

Qualcomm; Toronto; On-site; CAD 181,000 - 251,000; Full time

Job summary

Qualcomm Canada ULC is seeking an ASIC Engineer to define, model, design, verify, implement IP for high-performance, low-power SoCs. You will collaborate with cross-functional teams across global sites to drive architecture and development across the VLSI workflow.

The role emphasizes RTL design in Verilog/SV, power-domain handling with UPF, and integration of complex subsystems with DFT, PD, and verification teams. Experience with Spyglass and Cadence tools is valued.

Qualifications

• Bachelor's degree with 4+ years in ASIC design/verification/integration.
• Master's degree with 3+ years experience; PhD with 2+ years experience.
• Candidate will work across VLSI development cycle including RTL, verification, synthesis, and PD.

Responsibilities

• Digital design and development (RTL) across multi-site teams.
• Develop micro-architecture and implement using Verilog/SV; deliver complex subsystems.
• Collaborate with Systems, Verification, SoC, SW, PD & DFT teams to achieve goals.
• Analyze reports/waivers and run tools like Spyglass, 0-in, DC-Compiler, PrimeTime.
• Engage in design convergence and cross-domain integration.

Skills

Digital RTL

Verilog/VHDL/SV

Clock domains

Power-aware design

UPF

Bus protocols (AXI/AHB)

Formal verification

Perl/TCL

DFT/PD collaboration

Education

Bachelor's degree in Science/Engineering

Master's degree in Science/Engineering

PhD in Science/Engineering

Tools

Spyglass

DC-Compiler

PrimeTime

Cadence LEC

Job description

Company

Qualcomm Canada ULC

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.

Minimum Qualifications

• Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
• Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
• PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

Candidate will be responsible for design/developing next generation power control systems. Candidate will be working on ASIC based on the latest technology nodes. This role will require the candidate to understand and work on all aspects of VLSI development cycle like architecture, micro architecture, RTL design along with interactions with verification, Synthesis & PD teams for design convergence.

Responsibilities

• Digital design and development (RTL) working in close collaboration with Multi-site leads across US and India
• Developing the micro architecture and implementing the design using Verilog/SV. Integrate and deliver complex subsystem to SoC
• Design and implement defined tasks independently.
• Work in close coordination with Systems, Verification, SoC team , SW team, PD & DFT teams to get the goals completed.
• Analyze reports/waivers or run various tools : Spyglass, 0-in, DC-Compiler, Prime time, synthesis, simulation etc.

Skills/Experience Sr Engineer / Staff Engineer

• 5 to 8 years of strong experience in digital front end design for ASICs
• Expertise in RTL coding in Verilog/VHDL/SV of complex designs with multiple clock domains and multiple power domains
• Familiar with UPF and power domain crossing
• Familiarity with various bus protocols like AHB, AXI, SPMI, I2C, SPI
• Experience in low power design methodology and clock domain crossing designs
• Experience in Spyglass Lint/CDC checks and waiver creation
• Experience in formal verification with Cadence LEC
• Understanding of full RTL to GDS flow to interact with DFT and PD teams
• Expertise in Perl, TCL language
• Expertise in post-Si debug is a plus

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [e-mail] or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay Range And Other Compensation & Benefits

$129,600.00 - $179,600.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.