Staff Engineer, Physical Design/Implementation Toronto, Ontario, Canada ASICS Engineering

Qualcomm

Toronto

On-site

CAD 173,000 - 243,000

Full time

10 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Qualcomm Canada ULC is seeking a lead for physical design implementation of complex retimer-class and full-reticle ASICs in advanced technology nodes. You will lead end-to-end PD flow, including floorplanning, CTS, placement & routing, PDN, and timing closure.

Collaborate with cross-functional teams to drive integration of high-speed SerDes/macros, ensure tapeout readiness, and optimize IR/EM/power for large-scale die designs. Strong technical leadership is required.

Qualifications

  • Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 3+ years of ASIC Physical Design experience, OR Bachelor’s with 4+ years, OR PhD with 2+ years.

Responsibilities

  • Lead end-to-end Physical Design flow for SoC and retimer ASICs (floorplanning, CTS, placement & routing, PDN, timing closure).
  • Plan and implement full-chip/hierarchical designs including full-reticle-scale integration.
  • Drive timing closure across corners/modes and SI-aware optimization.
  • Perform/lead physical verification checks (DRC, LVS, DFM, DFY).
  • Collaborate with front-end, analog/SerDes, DFT, packaging, and silicon validation teams for tapeout readiness.
  • Lead integration of high-speed SerDes macros and mixed-signal IP with robust floorplanning.
  • Drive IR/EM closure, power optimization, and congestion mitigation for large dies.
  • Provide schedules, risk assessment, and execution tracking for silicon tapeouts.
  • Contribute in design reviews and aid architecture/implementation decisions.
  • Develop/improve physical design methodologies and flows for efficiency.

Skills

End-to-end PD flow
Timing closure
Physical verification
EDA tools
Power integrity
CTS/Clocking
SoC integration
SerDes/retimer familiarity

Education

Master’s in Electrical/Computer Engineering/CS
Bachelor’s in Electrical/Computer Engineering/CS
PhD in relevant field

Tools

Cadence Innovus
Synopsys ICC2

Job description

Company:

Qualcomm Canada ULC

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all.

You will lead and drive physical design implementation for complex, large-scale retimer-class and full-reticle ASIC products in advanced technology nodes. This role requires strong technical leadership to synthesize ambiguous requirements, drive execution across cross-functional teams, and deliver high-quality silicon meeting aggressive power, performance, and area (PPA) targets. Replacement Position

What You'll Do
  • Lead and execute end-to-end Physical Design flow for SoC and retimer ASICs, including:
    • Floorplanning
    • Clock Tree Synthesis (CTS)
    • Placement & Routing
    • Power Delivery Network (PDN)
    • Timing analysis and closure
  • Plan and implement full-chip or hierarchical designs, including full-reticle-scale integration
  • Drive timing closure across all corners and modes (MMMC), including SI‑aware optimization
  • Perform and review physical verification checks:
    • DRC, LVS
    • Design‑for‑manufacturability (DFM)
    • Design‑for‑yield (DFY)
  • Collaborate with cross‑functional engineering teams (front‑end, analog/SerDes, DFT, packaging, silicon validation) to ensure design convergence and tapeout readiness
  • Lead integration of high‑speed SerDes macros and mixed‑signal IP, ensuring robust floorplan and signal integrity alignment
  • Drive IR/EM closure, power optimization, and congestion mitigation for large die designs
  • Provide schedules, risk assessment, and execution tracking to drive successful silicon tapeouts
  • Act as a strong technical contributor in design reviews and project meetings, influencing architecture and implementation decisions
  • Develop and improve physical design methodologies and flows to enhance efficiency and scalability
What You’ll Need
  • Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 3+ years of experience, OR
    Bachelor’s degree AND 4+ years of progressive experience in ASIC Physical Design or related domain
  • Strong experience with:
    • End‑to‑end ASIC Physical Design flow
    • Timing closure and signoff methodologies
    • Physical verification flows
  • Hands‑on expertise in industry‑standard EDA tools (e.g., Cadence Innovus / Synopsys ICC2)
  • Solid understanding of:
    • Power delivery and reliability (IR/EM)
    • Clocking architectures and CTS
    • Large‑scale SoC integration challenges
Preferred Qualifications
  • Experience with high‑speed SerDes / retimer designs (PAM4‑class signaling)
  • Experience with full‑reticle or near-reticle SoC implementation
  • Familiarity with multi‑die / chiplet / advanced packaging architectures
  • Exposure to data center, networking, or optical connectivity ASICs
  • Strong scripting and automation skills (Python, Tcl)
Key Competencies
  • Proven ability to lead complex PD execution in high‑pressure tapeout environments
  • Strong analytical and problem‑solving skills with attention to detail
  • Ability to synthesize ambiguous or conflicting requirements into execution plans
  • Effective collaboration across global, cross‑functional engineering teams
Minimum Qualifications
  • • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
  • OR
    Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
  • OR
    PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability‑accomodations@qualcomm.com or call Qualcomm's toll‑free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

Pay range and Other Compensation & Benefits:

$124,200.00 - $174,200.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales‑incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Staff Engineer, Physical Design/Implementation
Staff Engineer, Physical Design/Implementation

Socket.dev • Toronto

On-site
CAD 173,000 - 243,000
Staff Engineer, Physical Design/Implementation
Staff Engineer, Physical Design/Implementation

Nutanix • Toronto

On-site
CAD 124,000 - 174,000
Staff Engineer, Physical Design/Implementation
Staff Engineer, Physical Design/Implementation

Qualcomm • Toronto

On-site
CAD 124,000 - 174,000
Physical Design Engineer, Staff
Physical Design Engineer, Staff

Qualcomm • Toronto

On-site
CAD 124,000 - 174,000
Discretionary bonus program
RSU grants
Benefits package
Engineer
Engineer

Qualcomm • Markham

On-site
CAD 90,000 - 135,000
Engineer
Engineer

Nutanix • Markham

On-site
CAD 90,000 - 135,000
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago

Qualcomm • Toronto

Hybrid
CAD 105,000 - 155,000
ASICS Design Verification Engineer
ASICS Design Verification Engineer

Qualcomm • Vancouver

On-site
CAD 105,000 - 155,000
Senior ASIC Design Engineer, Compute DSP/AI Processors (multiple levels)
Senior ASIC Design Engineer, Compute DSP/AI Processors (multiple levels)

Qualcomm • Markham

On-site
CAD 124,000 - 175,000
Validation Engineer, Senior
Validation Engineer, Senior

Qualcomm • Toronto

On-site
CAD 146,000 - 217,000
Annual discretionary bonus
Opportunity for RSU grants
Comprehensive benefits package