Enable job alerts via email!

Display ASIC Design Verification Engineer

Qualcomm

Markham

On-site

CAD 80,000 - 120,000

Full time

9 days ago

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

An established industry player is seeking a Display ASIC Design Verification Engineer to join their innovative display design team. This role involves collaborating with a multi-disciplinary team to develop next-generation Display Processors, ensuring high performance and power efficiency. You will utilize advanced verification methodologies, write detailed technical documentation, and implement automation flows to enhance development processes. If you are passionate about cutting-edge technology and eager to contribute to groundbreaking projects in mobile, automotive, and IoT markets, this opportunity is perfect for you.

Qualifications

  • 2+ years of ASIC design, verification, or related experience.
  • Strong analytical and debugging skills are essential.

Responsibilities

  • Contribute to verification during ASIC design phases through simulations.
  • Develop, execute, and close test plans effectively.

Skills

C/C++ programming
Object-Oriented Programming (OOP)
SystemVerilog testbench (UVM)
SystemC
Verilog
Digital circuits knowledge
Perl
Python
TCL
GNU Make

Education

Bachelor's degree in Science or Engineering
Master's degree in Science or Engineering
PhD in Science or Engineering

Tools

RTL to GDS flow tools
Virtuoso

Job description

Join to apply for the Display ASIC Design Verification Engineer role at Qualcomm.

Company: Qualcomm Canada ULC

Job Area: Engineering Group > ASICS Engineering

General Summary

Join the display design team as an ASIC Design Verification engineer where you will be part of a highly experienced multi-disciplinary and multi-site team that values collaboration, creativity, innovation, and productivity. In this role, you will help build next-generation Display Processors that are key to delivering vivid and stunning visual experiences in the mobile, compute, automotive, and IoT markets. You will work with industry-leading HW Design Verification methodologies and processes, providing expertise for next-generation initiatives.

Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field with 2+ years of ASIC design, verification, validation, integration, or related experience.
  • OR Master's degree in Science, Engineering, or related field with 1+ year of relevant experience.
  • OR PhD in Science, Engineering, or related field.
Required Skills/Experience
  • Strong analytical and debugging skills.
  • Experience with C/C++ programming.
  • Knowledge of Object-Oriented Programming (OOP) concepts.
  • Experience with hardware verification languages (HVL): SystemVerilog testbench (UVM), and/or SystemC.
  • Knowledge of hardware description languages (HDL): Verilog and SystemVerilog.
  • Preferred disciplines include Display (Pixel processing, MIPI DSI, DisplayPort, HDMI), Bus/interconnect (AHB, AXI).
  • Strong knowledge of digital circuits and event-driven simulators.
  • Familiarity with Perl, Python, TCL, tcsh, and GNU Make.
  • Excellent written and verbal communication skills.
  • Detail-oriented with effective task planning and prioritization.
Principal Duties & Responsibilities
  • Contribute to feature, core, and sub-system verification during ASIC design and development phases through simulations.
  • Define verification requirements in collaboration with the design team to ensure correctness in functionality, performance, and power.
  • Develop, execute, and close test plans.
  • Create and maintain test benches, assertions, and coverage models.
  • Implement automation flows to streamline development processes.
  • Participate in debugging activities throughout the project lifecycle.
  • Apply ASIC knowledge to define, model, design, verify, validate, and document IP (block/SoC) development for high-performance, low-power products.
  • Design architectures, circuit specifications, and logic based on system requirements.
  • Collaborate across teams to develop implementation strategies that meet system and customer needs.
  • Evaluate process flows from high-level design to verification and layout.
  • Use tools like RTL to GDS flow, Virtuoso for architecture and design.
  • Write detailed technical documentation for EDA/IP/ASIC projects.

Qualcomm is an equal opportunity employer committed to accessibility and inclusion. For accommodations during the application process, contact disability-accomodations@qualcomm.com.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Sr. Silicon Design Verification Engineer

AMD

Markham

On-site

CAD 103,000 - 155,000

9 days ago

Senior ASIC Design Verification Engineer New Canada - Remote

Hill Woltron Management Partner GmbH

Remote

CAD 80,000 - 100,000

30+ days ago

Verification Engineer - Senior (CAN)

ObjectWin Technology

Markham

On-site

CAD 80,000 - 120,000

2 days ago
Be an early applicant

Sr. Staff ASIC Digital Verification Engineer (Ethernet)

Synopsys, Inc.

Mississauga

On-site

CAD 80,000 - 120,000

8 days ago

Design Verification Application Engineer, Senior Staff

Synopsys, Inc.

Markham

On-site

CAD 80,000 - 120,000

7 days ago
Be an early applicant

R&D Verification Engineer II - Remote

ANSYS, Inc.

Waterloo

Remote

CAD 60,000 - 100,000

15 days ago

Software Engineer (Verification & Validation)

Aversan Inc

Old Toronto

Remote

CAD 80,000 - 110,000

30+ days ago

Verification Engineer - Senior (CAN)

US Tech Solutions

Markham

On-site

CAD 80,000 - 120,000

5 days ago
Be an early applicant

Senior ASIC Design Verification Engineer

Qualcomm

Toronto

On-site

CAD 80,000 - 120,000

30+ days ago