Lead Software Engineer - Compiler/LLVM

Cadence Design Systems, Inc.; Belo Horizonte; On-site; BRL 180,000 - 260,000; Full time

Benefits offered by this job

Private Medical and Dental

Life Insurance

Pension Plan

Cycle to work & gym subsidy

Stock Purchase Plan

Volunteer days

Job summary

Cadence Design Systems, Inc. in Belo Horizonte, Brazil, seeks a Lead Software Engineer to drive LLVM-based compiler enhancements for Xtensa. You will design optimisations, influence code generation, and work with hardware teams to enable new ISA features and achieve production‑grade performance.

The role requires 4+ years in compiler development and strong C/C++ skills, with architecture and performance focus. Join a global leader delivering advanced semiconductor design tools and IP.

Qualifications

• Bachelor’s or Master’s degree in Computer Science, Electrical Engineering, or related field.
• Typically 4+ years of experience in compiler development or low‑level systems software.
• Strong C/C++ programming skills with debugging and problem‑solving expertise.
• Good understanding of compiler internals (LLVM, GCC, or similar).
• Strong foundation in computer architecture and performance optimisation.

Responsibilities

• Design and implement compiler optimisations and features for Xtensa processors.
• Drive improvements in code generation, performance tuning, and architecture enablement across the toolchain.
• Partner closely with hardware and architecture teams on new ISA features and capabilities.
• Analyse and optimise real‑world workloads, including AI, DSP, and vision use cases.
• Provide technical mentorship to junior engineers and contribute to the team’s technical direction.

Skills

C/C++ programming

Compiler internals

Performance optimization

Mentorship

Computer architecture

Education

Bachelor’s or Master’s in CS/EE

Tools

LLVM

GCC

Job description

CORK 01

BELO HORIZONTE

Full time

R54825

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.

Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.

Job Title: Lead Software Engineer – Compiler/LLVM

Location: Cork, Ireland or Belo Horizonte, Brazil

Reports to: Sr Software Architect

Job Overview:

Tensilica, a Cadence company, delivers configurable processor IP and DSP solutions powering AI, vision, audio, and communications workloads. Its Xtensa® architecture enables highly optimized, domain‑specific designs with industry‑leading performance and efficiency.

The C Compiler team builds the toolchain that unlocks this performance. Working on LLVM‑based compilers for Xtensa processors, the team drives code generation, architecture‑aware optimisations, and real‑world workload performance.

In close partnership with hardware teams, they enable new capabilities and deliver production‑grade tools used by leading semiconductor and systems companies.

Responsibilities:

• Design and implement compiler optimisations and features for Xtensa processors
• Drive improvements in code generation, performance tuning, and architecture enablement across the toolchain
• Partner closely with hardware and architecture teams on new ISA features and capabilities
• Analyse and optimise real‑world workloads, including AI, DSP, and vision use cases
• Provide technical mentorship to junior engineers and contribute to the team’s technical direction and best practices

Requirements:

• Bachelor’s or Master’s degree in Computer Science, Electrical Engineering, or a related field (or equivalent practical experience)
• Typically 4+ years of experience in compiler development or low‑level systems software (academic or industry experience considered)
• Strong C/C++ programming skills with solid debugging and problem‑solving expertise
• Good understanding of compiler internals (LLVM, GCC, or similar frameworks)
• Strong foundation in computer architecture and performance optimisation

Nice to Have:

• Experience with DSPs, AI/ML workloads, or embedded systems
• Hands‑on experience with LLVM or GCC backends and optimisation passes
• Experience working close to hardware teams or enabling new processor architectures

What we can offer you:

• Competitive salary
• 25 days holiday per year
• Private Medical and Dental plans, Income Protection and Life Insurance
• Group Personal Pension Plan
• Cycle to work scheme and gym subsidy
• 5 days paid time to volunteer to give back to our communities
• Employee Stock Purchase Plan
• The opportunity to work for a Great Place to Work© & Fortune 100 organization

Equal Employment Opportunity Policy:

• Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-opportunity-policy.pdf)

Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization. We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace.

We’re doing work that matters. Help us solve what others can’t.

Cadence is committed to equal employment opportunity throughout all levels of the organization.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [e-mail].

Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .

E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.