Lead Product Engineer: SoC Verification

Cadence

Belo Horizonte

Presencial

BRL 150 000 - 270 000

Tempo integral

14 dias+
Gerador de candidaturas

Destaca-te para esta função — gera um currículo e uma carta de apresentação personalizados em cerca de um minuto.

Ultrapassa os filtros ATS

Vantagens oferecidas por esta oferta de emprego

Competitive benefits

Resumo da oferta

Cadence Design Systems Inc. in Belo Horizonte, Brazil seeks a Lead Product Engineer for SoC Verification to work on Perspec, Cadence’s Portable Stimulus solution, with top semiconductor customers.

The role spans verification methodology, system architecture, and EDA product engineering; you will deploy Portable Stimulus in real production environments and help evolve Perspec, collaborating with Cadence R&D.

Qualificações

  • Complete Bachelor's degree in Computer Science or related areas.
  • Experience in SoC verification, validation, or verification methodology
  • Strong hands-on experience with SystemVerilog and UVM or embedded / bare metal environments
  • Solid understanding of constrained-random verification and system-level test generation
  • Experience debugging complex verification environments
  • Strong programming or scripting skills (C/C++/Python or similar)
  • Ability to work directly with engineering teams to solve difficult technical problems

Responsabilidades

  • Work directly with semiconductor design and verification teams to deploy Portable Stimulus methodologies in complex SoC programs.
  • Help debug difficult generation and solver issues involving constraints, resources, execution ordering, and scenario realization.
  • Investigate real-world modeling challenges that arise in large system-level PSS environments.
  • Collaborate closely with Cadence R&D to diagnose tool issues, influence new features, and improve PSS standard
  • Help define and refine methodologies for scalable system-level verification.
  • Develop reference models, internal knowledge, and best practices used by both customers and Cadence field teams.
  • Support advanced system-level verification use cases including: software-driven verification; device programming flows; reuse between simulation, emulation, and post-silicon; integration with virtual platforms and firmware environments
  • Contribute to emerging AI-assisted verification flows built around PSS models.

Conhecimentos

SystemVerilog
UVM
Constrained-random verification
C/C++
Python
Bare-metal / embedded

Formação académica

Bachelor's degree in Computer Science or related areas

Ferramentas

Perspec

Descrição da oferta de emprego

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence Design Systems Inc. is looking for a motivated Lead Product Engineer: SoC Verification to work with us in Belo Horizonte, Brazil for Perspec Team. Perspec is Cadence’s Portable Stimulus solution used by leading semiconductor companies to solve complex SoC and system-level verification challenges.

This role sits at the intersection of verification methodology, system architecture, and EDA product engineering. You will work directly with advanced verification teams at major semiconductor companies to deploy Portable Stimulus (PSS) in real production environments and help drive the evolution of Perspec.

The work spans formal languages, simulation, emulation, virtual platforms, firmware-driven verification, and post-silicon reuse, and increasingly involves AI-assisted verification workflows.

Portable Stimulus is changing how system-level verification is done.

In this role you will work on real verification problems at scale, interacting with some of the most advanced verification teams in the industry and helping shape how hardware/software co-verification is done across simulation, emulation, and silicon. If you enjoy deep technical problem solving, modeling complex systems, and working close to both customers and EDA tool development, this is a unique role.

Cadence has been nominated as a Great Place to Work globally and in Brazil, and is also a Fortune 100 Best Companies to Work For.

Job Description
  • Work directly with semiconductor design and verification teams to deploy Portable Stimulus methodologies in complex SoC programs.
  • Help debug difficult generation and solver issues involving constraints, resources, execution ordering, and scenario realization.
  • Investigate real-world modeling challenges that arise in large system-level PSS environments.
  • Collaborate closely with Cadence R&D to diagnose tool issues, influence new features, and improve PSS standard
  • Help define and refine methodologies for scalable system-level verification.
  • Develop reference models, internal knowledge, and best practices used by both customers and Cadence field teams.
  • Support advanced system-level verification use cases including:
    • software-driven verification
    • device programming flows
    • reuse between simulation, emulation, and post-silicon
    • integration with virtual platforms and firmware environments
  • Contribute to emerging AI-assisted verification flows built around PSS models.
Requirements
  • Complete Bachelor's degree in Computer Science or related areas.
  • Experience in SoC verification, validation, or verification methodology
  • Strong hands-on experience with SystemVerilog and UVM or embedded / bare metal environments
  • Solid understanding of constrained-random verification and system-level test generation
  • Experience debugging complex verification environments
  • Strong programming or scripting skills (C/C++/Python or similar)
  • Ability to work directly with engineering teams to solve difficult technical problems
Nice To Have
  • Exposure to Portable Stimulus (PSS) or interest in learning it
  • Experience with Perspec or other PSS tools
  • Experience working with complex SoC subsystems and protocols such as PCIe, DDR, networking, or ARM-based SoCs
  • Experience with embedded software programming and bare-metal environments
  • Familiarity with emulation, virtual platforms, or post-silicon validation
  • Experience developing verification methodology or reusable verification libraries
Additional Job Details
  • Employment category: CLT.
  • Employment term: 40 hours/week.
  • Competitive benefits.
  • Location: Av Contorno 5800, Belo Horizonte, Minas Gerais, Brazil.

Cadence is the only company that provides the expertise and tools, IP, and hardware required for the entire electronics design chain, from chip design to chip packaging to boards and to systems. We enable electronic systems and semiconductor companies to create innovative products that transform the way people live, work, and play. Our products are used in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments.

For more information, access http://www.cadence.com

We’re doing work that matters. Help us solve what others can’t.

Obtém a tua avaliação gratuita e confidencial do currículo.
ou arrasta e larga o ficheiro aqui.
Similar jobs

Ofertas semelhantes que vale a pena comparar

Lead Product Engineer: SoC Verification
Lead Product Engineer: SoC Verification

Cadence Design Systems • Belo Horizonte

Presencial
BRL 216 000 - 384 000
Competitive benefits
Lead Software Engineer: Hardware Verification R&D
Lead Software Engineer: Hardware Verification R&D

Cadence • Belo Horizonte

Presencial
BRL 180 000 - 260 000
Competitive benefits
Lead Software Engineer: Hardware Verification R&D
Lead Software Engineer: Hardware Verification R&D

Cadence Design Systems • Belo Horizonte

Presencial
BRL 180 000 - 320 000
Competitive benefits
Application Engineer I: Systems Verification - Emulation
Application Engineer I: Systems Verification - Emulation

Cadence Design Systems • Belo Horizonte

Híbrido
BRL 90 000 - 150 000
Competitive benefits
Software Engineer II: Hardware Verification Compiler
Software Engineer II: Hardware Verification Compiler

Cadence Design Systems • Belo Horizonte

Presencial
BRL 120 000 - 180 000
Competitive benefits
Intern: Application Engineering - Digital Verification & Simulation/VIP
Intern: Application Engineering - Digital Verification & Simulation/VIP

Cadence Design Systems • Belo Horizonte

Presencial
BRL 13 000 - 20 000
Competitive benefits
Software Engineer I: Jasper R&D
Software Engineer I: Jasper R&D

Cadence • Belo Horizonte

Presencial
BRL 120 000 - 180 000
Application Engineer II: Analog IC Design and Simulation
Application Engineer II: Analog IC Design and Simulation

Cadence Design Systems • Belo Horizonte

Presencial
BRL 120 000 - 180 000
Competitive benefits
Software Engineer I: Jasper R&D
Software Engineer I: Jasper R&D

Cadence Design Systems • Belo Horizonte

Presencial
BRL 60 000 - 90 000
Application Engineer II: Physical Design - Synthesis and Digital Implementation
Application Engineer II: Physical Design - Synthesis and Digital Implementation

Cadence • Belo Horizonte

Presencial
BRL 120 000 - 180 000
Competitive benefits