Senior FPGA Engineer – Industrial Vision & High-Speed Data

Vivid Resourcing Ltd

Luik

Hybrid

EUR 70,000 - 95,000

Full time

2 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Hybrid work schedule (2 days remote)

Job summary

Vivid Resourcing Ltd. seeks an experienced FPGA Engineer to join an innovative team developing high-performance electronic systems for industrial vision.

You will design, validate and optimise FPGA-based solutions for high-speed data processing, collaborating with hardware and software engineers to ensure reliable products. Responsibilities include HDL development, simulation, timing closure, and on-hardware validation using Vivado or Quartus, with Python/Tcl scripting to automate tasks.

Qualifications

  • Master’s degree in Electrical Engineering, Electronics, Computer Engineering or related field.
  • 5+ years of FPGA design and development experience in high-speed/data-intensive systems.
  • Proficiency in VHDL, Verilog or SystemVerilog.
  • Experience with FPGA simulation, synthesis, timing closure and hardware validation.
  • Knowledge of DDR memory interfaces, PCIe, high-speed Ethernet, video processing or codecs.
  • Familiarity with Vivado or Quartus toolchains.
  • English proficient; French is a plus.

Responsibilities

  • Design, develop and optimise FPGA architectures for high-speed data processing and industrial vision applications.
  • Develop and verify digital logic using VHDL, Verilog or SystemVerilog.
  • Perform simulation, synthesis, timing closure, debugging and on-hardware validation.
  • Work with high-speed interfaces (DDR, PCIe, Ethernet, video processing).
  • Use FPGA development environments such as Vivado or Quartus.
  • Develop scripts and automation tools using Python, Tcl or shell.
  • Collaborate with hardware and software engineers for system-level integration.
  • Troubleshoot issues and contribute to product improvement.

Skills

FPGA design
VHDL
Verilog
SystemVerilog
Python scripting
Tcl
Shell scripting
English proficiency

Education

Master’s degree in Electrical/Electronics/Computer Engineering

Tools

Vivado (AMD/Xilinx)
Quartus (Intel)

Job description

Vivid Resourcing Ltd. seeks an experienced FPGA Engineer to join an innovative team developing high-performance electronic systems for industrial vision.

You will design, validate and optimise FPGA-based solutions for high-speed data processing, collaborating with hardware and software engineers to ensure reliable products. Responsibilities include HDL development, simulation, timing closure, and on-hardware validation using Vivado or Quartus, with Python/Tcl scripting to automate tasks.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Real-Time FPGA Image Processing Engineer
Real-Time FPGA Image Processing Engineer

Vivid Resourcing Ltd • Seraing

On-site
EUR 55,000 - 75,000
Advanced image processing tech
Challenging FPGA projects
Multidisciplinary collaboration
+1
Field-Programmable Gate Arrays Engineer
Field-Programmable Gate Arrays Engineer

Vivid Resourcing Ltd • Luik

Hybrid
EUR 70,000 - 95,000
Hybrid work schedule (2 days remote)
Senior FPGA Design Engineer – Hybrid & Flexible Hours
Senior FPGA Design Engineer – Hybrid & Flexible Hours

EVS Broadcast • Luik

Hybrid
EUR 70,000 - 100,000
Senior FPGA Design Engineer - Hybrid (Liège)
Senior FPGA Design Engineer - Hybrid (Liège)

EVS • Seraing

Hybrid
EUR 65,000 - 90,000
Hybrid work model
Professional development
FPGA R&D Engineer - SoC & High-Speed Interfaces
FPGA R&D Engineer - SoC & High-Speed Interfaces

Imec • Vlaams-Brabant

On-site
EUR 65,000 - 90,000
Senior FPGA Engineer
Senior FPGA Engineer

Engibex • Henegouwen

On-site
EUR 90,000 - 120,000
Senior FPGA Team Lead — Drive High-Impact VHDL Solutions
Senior FPGA Team Lead — Drive High-Impact VHDL Solutions

Thales • Tubeke

On-site
EUR 90,000 - 120,000
Field-Programmable Gate Arrays Engineer
Field-Programmable Gate Arrays Engineer

Vivid Resourcing Ltd • Seraing

On-site
EUR 55,000 - 75,000
Advanced image processing tech
Challenging FPGA projects
Multidisciplinary collaboration
+1
Senior RTL Design Architect (Verilog/SystemVerilog)
Senior RTL Design Architect (Verilog/SystemVerilog)

Vivid Resourcing Ltd • Vlaams-Brabant

On-site
EUR 70,000 - 95,000
Salary commensurate with experience
FPGA Design Engineer
FPGA Design Engineer

EVS • Seraing

Hybrid
EUR 65,000 - 90,000
Hybrid work model
Professional development