Senior DSP & ASIC R&D Engineer — Silicon Innovation

Keysight Technologies

Vlaams-Brabant

Sur place

EUR 60 000 - 90 000

Plein temps

Il y a 24 heures
Soyez parmi les premiers à postuler
Générateur de candidature

Obtenez une réponse de cet employeur — un CV et une lettre de motivation adaptés exactement à ce qu’il recherche.

Passez les filtres ATS

Résumé du poste

Keysight Technologies in Leuven, Belgium, is seeking a Digital Signal Processing ASIC R&D Engineer to join the Hardware Labs ASIC Team. You will explore and design DSP algorithms and digital designs using state-of-the-art EDA tools, impacting future products.

You will work in an international team to research, design, verify, and document ASICs meeting product requirements, with emphasis on timing closure and synthesis.

Qualifications

  • Master or PhD in electronics-related field required.
  • Strong background in DSP and digital logic design.
  • Experience with RTL design and EDA tools is a plus.

Responsabilités

  • Research, design and verify DSP and mixed-signal ASICs to meet product specs.
  • Code, verify and document designs; synthesize for timing with EDA tools.
  • Collaborate in an international team to deliver silicon-ready IP.

Connaissances

DSP design
Digital design
English proficiency

Formation

Master’s degree or PhD in Electronics and Chip Design or related field

Outils

Python
MATLAB
Verilog/VHDL
Synopsys/Cadence

Description du poste

Keysight Technologies in Leuven, Belgium, is seeking a Digital Signal Processing ASIC R&D Engineer to join the Hardware Labs ASIC Team. You will explore and design DSP algorithms and digital designs using state-of-the-art EDA tools, impacting future products.

You will work in an international team to research, design, verify, and document ASICs meeting product requirements, with emphasis on timing closure and synthesis.

Obtenez votre examen gratuit et confidentiel de votre CV.
ou faites glisser et déposez votre fichier ici.
Similar jobs

Postes similaires à comparer

Digital Signal Processing ASIC R&D Engineer
Digital Signal Processing ASIC R&D Engineer

Keysight Technologies • Vlaams-Brabant

Sur place
EUR 60 000 - 90 000
Front-End ASIC Design Engineer – RTL to GDS
Front-End ASIC Design Engineer – RTL to GDS

Euraxess • Heverlee

Sur place
EUR 50 000 - 70 000
Market-appropriate salary
Fringe benefits
Support for professional development
Senior ASIC Front-End Architect: RTL-to-GDS
Senior ASIC Front-End Architect: RTL-to-GDS

Euraxess • Belgique

Sur place
EUR 60 000 - 80 000
Front-End ASIC Design Engineer – RTL to GDS
Front-End ASIC Design Engineer – RTL to GDS

EURAXESS Czech Republic • Heverlee

Sur place
EUR 50 000 - 70 000
Market-appropriate salary
Fringe benefits
Training through imec.academy
Product Engineer, ASICs — Test & Quality Innovator
Product Engineer, ASICs — Test & Quality Innovator

ICSENSE • Heverlee

Sur place
EUR 40 000 - 60 000
Senior ASIC Front-End Architect: RTL-to-GDS
Senior ASIC Front-End Architect: RTL-to-GDS

EURAXESS Czech Republic • Heverlee

Sur place
EUR 70 000 - 90 000
Senior ASIC Solution Architect for End-to-End Proposals
Senior ASIC Solution Architect for End-to-End Proposals

imec • Vlaams-Brabant

Sur place
EUR 120 000 - 180 000
Front-End ASIC Design Engineer – RTL to GDS
Front-End ASIC Design Engineer – RTL to GDS

EURAXESS Ireland • Heverlee

Sur place
EUR 50 000 - 65 000
Market-appropriate salary
Fringe benefits
Opportunities for professional development
+1
ASIC Test Engineer
ASIC Test Engineer

ENGIBEX • Vlaams-Brabant

Sur place
EUR 65 000 - 90 000
Senior Hardware Engineer - High-Speed Digital Design
Senior Hardware Engineer - High-Speed Digital Design

Vivid Resourcing • Luik

Sur place
EUR 90 000 - 130 000
Permanent contract
Profit bonus
Flexible schedule
+4