STA Engineer

IC Resources Recruitment

Town of Cambridge

Presencial

AUD 133 562 - 209 883

Tempo integral

14 dias+

Uma candidatura completa num minuto

Currículo e carta de apresentação personalizados, prontos a enviar.

Ultrapassa os filtros ATS

Resumo da oferta

IC Resources Recruitment is seeking an STA Engineer to join a Cambridge team, working across the full chip timing analysis lifecycle from design through silicon delivery. You will engage with Physical Design, RTL and Verification to optimize performance, power and area, ensuring robust sign-off readiness.

The ideal candidate brings extensive experience in static timing analysis for advanced ASIC/SoC products, strong scripting skills (Tcl/Perl/Python), and excellent cross-functional

Qualificações

  • Candidate will perform full-chip and block-level STA on ASIC/SoC designs for timing closure.
  • Strong background in RTL, Physical Design and verification flows.
  • Experience with sign-off processes for advanced ASIC/SoC designs.
  • Proficiency with industry-standard EDA tools (PrimeTime, Design Compiler, P&R) and scripting for automation.

Responsabilidades

  • Conduct full-chip and block-level static timing analysis on ASIC/SoC designs.
  • Drive timing closure across all implementation phases from synthesis to sign-off.
  • Analyze and resolve setup/hold, clock gating and signal integrity issues.
  • Develop timing constraints and implement accurate timing models.
  • Collaborate with Physical Design, RTL Design and Verification to improve PPA.
  • Support sign-off activities including timing verification and silicon bring-up readiness.

Conhecimentos

STA timing analysis
Physical design
ASIC/SoC implementation
Timing closure methodologies
Sign-off processes
Tcl/Perl/Python scripting
Communication & collaboration

Formação académica

Bachelor's degree in Electronics or Electrical Engineering

Ferramentas

Synopsys PrimeTime
Design Compiler
Place-and-Route tools

Descrição da oferta de emprego

STA Engineer Overview
  • Company Name: IC Resources Recruitment
  • Job Role: STA Engineer
  • Qualifications: Not Specified
  • Category: IT Jobs
  • Job Type: Full Time
  • Location: Cambridge

An established technology company located in Cambridge is seeking to hire a STA Engineer as part of its growing team. This role offers an excellent opportunity to engage in a highly collaborative environment, contributing throughout the entire chip development lifecycle, from initial design stages to silicon delivery and product launch.

The successful candidate will be part of a relatively small team, allowing for broad exposure and the chance to make a significant impact on product development.

Key Responsibilities:
  • Conduct full-chip and block-level static timing analysis on intricate ASIC and SoC designs.
  • Drive timing closure throughout all implementation phases, from synthesis to sign-off.
  • Analyze and resolve issues related to setup, hold, clock gating, and signal integrity.
  • Develop timing constraints and ensure the implementation of accurate timing models and methodologies.
  • Collaborate closely with Physical Design, RTL Design, and Verification teams to enhance performance, power, and area (PPA).
  • Support sign-off activities, including static timing analysis, timing verification, and readiness for silicon bring-up.
  • Debug and resolve complex timing issues within advanced process nodes.
Requirements:
  • Possess a strong academic background in Electronics, Electrical Engineering, or a related field.
  • Demonstrate proven industry experience in Static Timing Analysis, Physical Design, or ASIC implementation.
  • Have a deep understanding of timing closure methodologies and sign-off processes for advanced ASIC and SoC designs.
  • Exhibit strong knowledge of industry-standard EDA tools such as Synopsys PrimeTime, Design Compiler, and place-and-route tools.
  • Have experience working on complex, high-performance semiconductor products, preferably in AI, HPC, or data center applications.
  • Possess strong scripting skills in Tcl, Perl, or Python to automate timing analysis and enhance design methodologies.
  • Demonstrate excellent communication skills and the ability to collaborate effectively within cross-functional engineering teams.

This position is a fantastic opportunity to join a company with a robust engineering culture, work on technically challenging products, and become part of a close-knit team where your contributions will have a direct impact.

Degree Requirement: Not Specified

Visa Sponsorship May be

Obtém a tua avaliação gratuita e confidencial do currículo.

ou arrasta e larga o ficheiro aqui.

Similar jobs

Ofertas semelhantes que vale a pena comparar

STA Engineer - ASIC/SoC Timing & Sign-off, Cambridge
STA Engineer - ASIC/SoC Timing & Sign-off, Cambridge

IC Resources Recruitment • Town of Cambridge

Presencial
AUD 133 562 - 209 883
Principal ASIC Design Engineer
Principal ASIC Design Engineer

IC Resources Recruitment • Town of Cambridge

Presencial
AUD 170 000 - 246 000
Competitive pay
Benefits package
Senior DFT Engineer - ASIC Test Architect
Senior DFT Engineer - ASIC Test Architect

IC Resources Recruitment • Town of Cambridge

Presencial
AUD 114 481 - 171 722
Physical Design Engineer: Impactful ASIC/SoC Delivery
Physical Design Engineer: Impactful ASIC/SoC Delivery

IC Resources Recruitment • Town of Cambridge

Presencial
AUD 106 000 - 173 000
Senior DFT Engineer
Senior DFT Engineer

IC Resources Recruitment • Town of Cambridge

Presencial
AUD 114 481 - 171 722
CPU ASIC Design Engineer
CPU ASIC Design Engineer

IC Resources Recruitment • Town of Cambridge

Presencial
AUD 132 000 - 208 000
RSUs
Annual bonus
Visa sponsorship
Physical Design Engineer
Physical Design Engineer

IC Resources Recruitment • Town of Cambridge

Presencial
AUD 106 000 - 173 000
CPU ASIC Design Engineer - Cambridge, High-Performance CPU
CPU ASIC Design Engineer - Cambridge, High-Performance CPU

IC Resources Recruitment • Town of Cambridge

Presencial
AUD 132 000 - 208 000
RSUs
Annual bonus
Visa sponsorship
Senior ASIC Design Architect: SoC/MCU Lead in Cambridge
Senior ASIC Design Architect: SoC/MCU Lead in Cambridge

IC Resources Recruitment • Town of Cambridge

Presencial
AUD 170 000 - 246 000
Competitive pay
Benefits package
Staff RTL Design Engineer
Staff RTL Design Engineer

IC Resources Recruitment • Town of Cambridge

Presencial
AUD 134 000 - 211 000
Annual bonus
Equity / share options
Relocation support
+2