Physical Design Engineer: Impactful ASIC/SoC Delivery

IC Resources Recruitment

Town of Cambridge

In loco

AUD 106.000 - 173.000

Tempo pieno

14 giorni+

Aumenta le possibilità di ricevere una risposta da questo datore di lavoro

Il tuo curriculum e una lettera di presentazione personalizzati, che corrispondono esattamente a ciò che sta cercando.

Supera i filtri ATS

Descrizione del lavoro

IC Resources Recruitment in Cambridge is seeking a Physical Design Engineer to contribute across the full chip development lifecycle, from initial design stages to silicon delivery and product launch.

You will work on floorplanning, power planning, placement, timing closure, routing, and verification within a small team, gaining broad exposure and making a meaningful impact on product development.

Competenze

  • Strong academic background in Electronics or Electrical Engineering.
  • Minimum of two years in Physical Design or Physical Implementation.
  • Solid understanding of ASIC implementation flows and methodologies.
  • Good communication and cross-functional collaboration skills.

Mansioni

  • Contribute to the complete physical design implementation process, from netlist to GDSII.
  • Engage in floorplanning, power planning, placement, optimization, clock tree synthesis, routing, and physical verification closure.
  • Perform timing closure and static timing analysis.
  • Conduct logic synthesis, equivalence checking, and place-and-route methodologies.
  • Work on complex ASIC or SoC designs in advanced semiconductor environments.

Conoscenze

Physical design
ASIC/SoC flows
Netlist to GDSII

Formazione

Bachelor's degree in Electronics or Electrical Engineering

Descrizione del lavoro

Physical Design Engineer Overview
Company NameIC Resources Recruitment
Job RolePhysical Design Engineer
QualificationsNot Specified
CategoryIT Jobs
Job TypeFull Time
LocationCambridge

An established technology company located in Cambridge is seeking a Physical Design Engineer to join their growing team. This position offers an excellent opportunity to work within a collaborative environment, contributing throughout the entire chip development lifecycle, from initial design stages to silicon delivery and product launch. The team is relatively small, allowing engineers to gain broad exposure and make a significant impact on product development.

Key Responsibilities
  • Contribute to the complete physical design implementation process, from netlist to GDSII.
  • Engage in floorplanning, power planning, placement, optimization, clock tree synthesis, routing, and physical verification closure.
  • Perform timing closure and static timing analysis.
  • Conduct logic synthesis, equivalence checking, and place-and-route methodologies.
  • Work on complex ASIC or SoC designs in advanced semiconductor environments.
Requirements
  • Possess a strong academic background in Electronics, Electrical Engineering, or a related field.
  • Have a minimum of two years of industry experience in Physical Design or Physical Implementation.
  • Demonstrate a solid understanding of modern ASIC implementation flows and methodologies.
  • Exhibit strong communication skills and the ability to collaborate effectively within cross-functional engineering teams.

This is a fantastic opportunity to join a company with a strong engineering culture, work on technically challenging products, and become part of a close-knit team where your contributions will have a direct impact. For further details on this opportunity or other Physical Design positions across the UK and Europe, please reach out to Jordan Browne.

Degree Requirement: Not Specified

Visa Sponsorship May be

Ottieni la revisione del curriculum gratis e riservata.

o trascina qui il file.

Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Physical Design Engineer
Physical Design Engineer

IC Resources Recruitment • Town of Cambridge

In loco
AUD 106.000 - 173.000
Principal ASIC Design Engineer
Principal ASIC Design Engineer

IC Resources Recruitment • Town of Cambridge

In loco
AUD 170.000 - 246.000
Competitive pay
Benefits package
CPU ASIC Design Engineer - Cambridge, High-Performance CPU
CPU ASIC Design Engineer - Cambridge, High-Performance CPU

IC Resources Recruitment • Town of Cambridge

In loco
AUD 132.000 - 208.000
RSUs
Annual bonus
Visa sponsorship
STA Engineer - ASIC/SoC Timing & Sign-off, Cambridge
STA Engineer - ASIC/SoC Timing & Sign-off, Cambridge

IC Resources Recruitment • Town of Cambridge

In loco
AUD 133.562 - 209.883
CPU ASIC Design Engineer
CPU ASIC Design Engineer

IC Resources Recruitment • Town of Cambridge

In loco
AUD 132.000 - 208.000
RSUs
Annual bonus
Visa sponsorship
ASIC Chip Lead and Design Engineer (remote)
ASIC Chip Lead and Design Engineer (remote)

Chelsea Search Group • Redmond

Remoto
AUD 214.000 - 300.000
Physical Design Engineer
Physical Design Engineer

Apple, Inc. • Melbourne

In loco
AUD 180.000 - 240.000
Staff RTL Design Engineer — CPU Core Architect with Equity
Staff RTL Design Engineer — CPU Core Architect with Equity

IC Resources Recruitment • Town of Cambridge

In loco
AUD 134.000 - 211.000
Annual bonus
Equity / share options
Relocation support
+2
Staff RTL Design Engineer
Staff RTL Design Engineer

IC Resources Recruitment • Town of Cambridge

In loco
AUD 134.000 - 211.000
Annual bonus
Equity / share options
Relocation support
+2
Senior Electronics Engineer — High-Performance Systems (Cambridge)
Senior Electronics Engineer — High-Performance Systems (Cambridge)

IC Resources Recruitment • Town of Cambridge

In loco
AUD 114.481 - 171.722
Luoghi più richiesti