Senior DFT Engineer - ASIC Test Architect

IC Resources Recruitment

Town of Cambridge

Vor Ort

AUD 114.481 - 171.722

Vollzeit

14 Tage+

Erhalte eine Antwort von diesem Arbeitgeber

Dein Lebenslauf und dein Anschreiben, genau auf das zugeschnitten, was gesucht wird.

Schaffe es an den ATS-Filtern vorbei

Zusammenfassung

IC Resources Recruitment seeks a Senior DFT Engineer to join our ASIC team in Cambridge, England. You will design, implement and verify DFT solutions across the silicon flow, focusing on test coverage, cost, and time-to-market.

Day-to-day you will apply Tessent DFT tool flows for MBIST, EDT, SSN, IJTAG controls and IP test using ICL/PDL, verify structures, and resolve timing and UPF issues in a collaborative, fast-paced environment.

Qualifikationen

  • 5+ years of industry experience in DFT engineering.
  • Proven experience with IC development flows.
  • Hands-on ATPG, MBIST, and simulation debugging.
  • Proficiency with TCL scripting.

Aufgaben

  • Define and implement DFT strategies at the chip, subsystem, and IP levels, balancing structural and functional methods while making pragmatic trade-offs.
  • Utilize Tessent DFT tool flows for inserting MBIST, EDT, SSN, scan controls via IJTAG, and IP test using ICL/PDL in both flat and hierarchical designs.
  • Verify DFT structures and debug related issues to ensure robust design implementation.
  • Support DFT processes through implementation and sign-off, including generating timing constraints and resolving timing, power, and formal equivalence issues.

Kenntnisse

DFT
Tessent
MBIST
ATPG
IJTAG
IP test
UPF debugging
TCL scripting
IC flows
Verification

Ausbildung

Electronic engineering degree
Computer science degree

Tools

Tessent DFT tools

Jobbeschreibung

Senior DFT Engineer Overview
Company NameIC Resources Recruitment
Job RoleSenior DFT Engineer
QualificationsBachelor’s
CategoryIT Jobs
Job TypeFull Time
LocationCambridge

We are looking for a highly skilled and motivated Senior DFT (Design for Test) Engineer to join our expanding ASIC team in Cambridgeshire, England. This role presents an exciting opportunity to contribute to the development of next-generation products within a dynamic and collaborative environment. The ASIC team is responsible for overseeing the entire silicon flow, from specification and design to verification, implementation, ATE testing, and qualification.

As a member of a small and versatile team, you will engage in all aspects of delivering successful products to production. Your primary responsibilities will include creating, implementing, and verifying DFT solutions for future ASIC designs, ensuring that quality standards are maintained for products that are shipped in volume. You will leverage advanced DFT methodologies to optimize test coverage, cost, and time-to-market.

Responsibilities:
  • Define and implement DFT strategies at the chip, subsystem, and IP levels, balancing structural and functional methods while making pragmatic trade-offs.
  • Utilize Tessent DFT tool flows for inserting MBIST, EDT, SSN, scan controls via IJTAG, and IP test using ICL/PDL in both flat and hierarchical designs.
  • Verify DFT structures and debug related issues to ensure robust design implementation.
  • Support DFT processes through implementation and sign-off, including generating timing constraints and resolving timing, power, and formal equivalence issues.
Qualifications:
  • A degree in electronic engineering, computer science, or a related discipline.
  • At least 5 years of industry experience in DFT Engineering.
  • Proven experience with IC development flows.
  • Proficiency with Tessent DFT tools.
  • Strong understanding of complex IP issues related to DFT, including on-chip clocking.
  • Hands-on experience in ATPG, MBIST, and simulation debugging, including UPF-related issues.
  • Proficiency in scripting, particularly TCL.

If you are a dedicated professional with a passion for DFT engineering and a desire to contribute to cutting-edge ASIC development, we encourage you to reach out to Ane at IC Resources with your CV and a preferred time for an initial call. Please note that priority will be given to applications from candidates located within the UK, followed by those from the EU.

Degree Requirement: Bachelor’s

Visa Sponsorship May be

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.

oder ziehe deine Datei hierhin.

Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

Senior DFT Engineer
Senior DFT Engineer

IC Resources Recruitment • Town of Cambridge

Vor Ort
AUD 114.481 - 171.722
DFT Engineer
DFT Engineer

Raspberry Pi Ltd • Town of Cambridge

Vor Ort
AUD 90.000 - 120.000
Employer pension contributions of 8%
Life assurance of 4x base salary
Income protection of 75%
+2
Principal ASIC Design Engineer
Principal ASIC Design Engineer

IC Resources Recruitment • Town of Cambridge

Vor Ort
AUD 170.000 - 246.000
Competitive pay
Benefits package
DFT Engineer for Next-Gen ASICs: Test, Sign-off, Mentoring
DFT Engineer for Next-Gen ASICs: Test, Sign-off, Mentoring

Raspberry Pi • Town of Cambridge

Vor Ort
AUD 90.000 - 120.000
Employer pension contributions of 8%
Life assurance of 4x base salary
Income protection of 75%
+2
Physical Design Engineer: Impactful ASIC/SoC Delivery
Physical Design Engineer: Impactful ASIC/SoC Delivery

IC Resources Recruitment • Town of Cambridge

Vor Ort
AUD 106.000 - 173.000
CPU ASIC Design Engineer - Cambridge, High-Performance CPU
CPU ASIC Design Engineer - Cambridge, High-Performance CPU

IC Resources Recruitment • Town of Cambridge

Vor Ort
AUD 132.000 - 208.000
RSUs
Annual bonus
Visa sponsorship
STA Engineer - ASIC/SoC Timing & Sign-off, Cambridge
STA Engineer - ASIC/SoC Timing & Sign-off, Cambridge

IC Resources Recruitment • Town of Cambridge

Vor Ort
AUD 133.562 - 209.883
CPU ASIC Design Engineer
CPU ASIC Design Engineer

IC Resources Recruitment • Town of Cambridge

Vor Ort
AUD 132.000 - 208.000
RSUs
Annual bonus
Visa sponsorship
Senior Verification Engineer
Senior Verification Engineer

IC Resources Recruitment • Town of Cambridge

Vor Ort
AUD 114.481 - 171.722
Excellent compensation package
Various non-monetary benefits
Supportive and innovative environment
Senior ASIC Design Architect: SoC/MCU Lead in Cambridge
Senior ASIC Design Architect: SoC/MCU Lead in Cambridge

IC Resources Recruitment • Town of Cambridge

Vor Ort
AUD 170.000 - 246.000
Competitive pay
Benefits package