Senior IC Layout Designer

Encore Semi Llc

Redmond

Remote

AUD 129,000 - 159,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

15 days PTO per year
10 paid holidays per year
Medical benefits: 80% premiums
Dental & Vision 50% premiums
401k plans

Job summary

Encore Semi, Inc. in the United States is seeking a Senior IC Layout Designer to join a skilled semiconductor team developing digital and mixed-signal ICs.

This remote role collaborates with IC designers, verification engineers, and process teams to deliver high-quality silicon. You will drive floorplanning, placement, routing, and DRC/LVS closure across advanced nodes, mentor junior engineers, and contribute to layout automation and flow improvements.

Qualifications

  • 7+ years of hands-on IC layout design experience in advanced semiconductor technologies.
  • Strong expertise with Cadence Virtuoso, Synopsys tools, or equivalent platforms.
  • Deep understanding of CMOS process technology, physical design concepts, and layout best practices.
  • Proven experience achieving DRC/LVS closure and resolving complex physical verification challenges.
  • Strong knowledge of parasitic extraction, signal integrity, timing impact, and layout optimization techniques.
  • Experience collaborating within cross-functional semiconductor design teams.

Responsibilities

  • Develop block-level and full-chip physical layouts for complex digital and mixed-signal IC designs.
  • Translate schematics into high-quality layout implementations while maintaining design intent.
  • Perform floorplanning, placement, routing, optimization, and layout refinement for PPA.
  • Drive DRC, LVS, and ERC closure, including debugging layout and verification issues.
  • Analyze and optimize layouts for parasitics, signal integrity, timing, and manufacturability.
  • Collaborate with circuit designers, physical verification teams, and foundry partners during tapeout and silicon release activities.
  • Support improvements in layout methodologies, automation, and design flows.
  • Mentor junior layout engineers and contribute technical expertise across the team.

Skills

IC layout
Physical design
Floorplanning
DRC/LVS
Parasitics
Signal integrity
Scripting
FinFET
SoC design

Tools

Cadence Virtuoso
Synopsys tools
SKILL
Python
TCL

Job description

Senior IC Layout Designer (Remote – USA)

Employment Type: Full-Time (Hourly) | Contractor Opportunities Available

Compensation: Competitive Hourly Rate + Benefits + Bonus Opportunities

Work Authorization: US Citizen or Lawful Permanent Resident

Build Next-Generation Silicon at Advanced Technology Nodes

We are looking for a Senior IC Layout Designer to join a highly skilled semiconductor engineering team developing advanced digital and mixed-signal integrated circuits. This role is ideal for an experienced layout professional who enjoys solving complex physical design challenges and turning innovative circuit designs into high-quality, production-ready silicon.

You will work closely with IC designers, verification engineers, and process teams to deliver layouts optimized for performance, power, area, reliability, and manufacturability across advanced process technologies.

What You’ll Do
  • Develop block-level and full-chip physical layouts for complex digital and mixed-signal IC designs.
  • Translate schematics into high-quality layout implementations while maintaining design intent.
  • Perform floorplanning, placement, routing, optimization, and layout refinement for PPA (Power, Performance, Area).
  • Drive DRC, LVS, and ERC closure, including debugging complex layout and verification issues.
  • Analyze and optimize layouts for parasitics, signal integrity, timing, and manufacturability.
  • Collaborate with circuit designers, physical verification teams, and foundry partners during tapeout and silicon release activities.
  • Support improvements in layout methodologies, automation, and design flows.
  • Mentor junior layout engineers and contribute technical expertise across the team.
What You Bring
  • 7+ years of hands-on IC layout design experience in advanced semiconductor technologies.
  • Strong expertise with industry-standard EDA tools such as Cadence Virtuoso, Synopsys tools, or equivalent platforms.
  • Deep understanding of CMOS process technology, physical design concepts, and layout best practices.
  • Proven experience achieving DRC/LVS closure and resolving complex physical verification challenges.
  • Strong knowledge of parasitic extraction, signal integrity, timing impact, and layout optimization techniques.
  • Experience collaborating within cross-functional semiconductor design teams.
Preferred Experience
  • Hands-on experience with FinFET and sub-7nm technology nodes.
  • Experience with high-speed digital, mixed-signal, or advanced SoC designs.
  • Familiarity with layout automation and scripting using SKILL, Python, TCL, or similar languages.
  • Track record supporting successful production tapeouts.
Why Join Us

Join a team working on challenging semiconductor designs where your layout expertise directly impacts silicon performance and product success. You’ll collaborate with experienced engineers tackling real-world challenges in advanced IC development.

If you are passionate about precision layout design, advanced nodes, and building world‑class silicon, we would love to connect.

We offer a competitive hourly rate ranging from $65 to $80 per hour, based on experience, skills, and qualifications. The position includes a comprehensive benefits package and bonus opportunities.

Full-Time Benefits:
  • 15 days of PTO per calendar year
  • 10 paid Holidays per calendar year
  • Comprehensive Medical Benefits: Company covers 80% of premiums for Employee and Dependents
  • Dental & Vision: Company covers 50% of premiums for Employee and Dependents
  • Voluntary Benefits: Life Insurance, FSA (Health and Dependent, Limited Purpose), HAS, and Gap Insurance
  • Employee Assistant Program (EAP)
  • 401k - Traditional & Roth
  • Life/AD&D and Long-Term Disability
  • Tuition reimbursement
Equal Opportunity Policy Statement

Encore Semi, Inc. is an Equal Opportunity Employer that does not discriminate on the basis of actual or perceived race, religion, creed, color, age, sex, sexual orientation, gender, gender identity or expression, national origin, genetics, ancestry, marital status, civil union status, medical condition, disability (mental and physical), military and veteran status, pregnancy, childbirth and related medical conditions, or any other characteristic protected by applicable federal, state, or local laws and ordinances.

Encore Semi is also committed to compliance with all fair employment practices regarding citizenship and immigration status.

Follow on LinkedIn: https://www.linkedin.com/in/rtl2gds/

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior IC Layout Engineer - Remote (US)
Senior IC Layout Engineer - Remote (US)

Encore Semi Llc • Redmond

Remote
AUD 129,000 - 159,000
15 days PTO per year
10 paid holidays per year
Medical benefits: 80% premiums
+2
Physical Verification Engineer
Physical Verification Engineer

HCLTech • Redmond

Remote
AUD 136,000 - 276,000
Medical insurance
Dental insurance
Vision insurance
+3
Sr. Electrical Design Engineer III
Sr. Electrical Design Engineer III

INSPYR Solutions • Redmond

On-site
AUD 96,000 - 116,000
Comprehensive medical benefits
Competitive pay
401(k) Retirement plan
+1
ASIC Chip Lead and Design Engineer (remote)
ASIC Chip Lead and Design Engineer (remote)

Chelsea Search Group • Redmond

Remote
AUD 214,000 - 300,000
Digital CAD Flow Developer
Digital CAD Flow Developer

HCLTech • Redmond

Remote
AUD 136,000 - 276,000
Physical Design Engineer
Physical Design Engineer

IC Resources Recruitment • Town of Cambridge

On-site
AUD 106,000 - 173,000
Engineer / Senior Engineer Digital Design
Engineer / Senior Engineer Digital Design

Infineon • Western Australia

On-site
AUD 110,000 - 170,000
Physical Design Engineer: Impactful ASIC/SoC Delivery
Physical Design Engineer: Impactful ASIC/SoC Delivery

IC Resources Recruitment • Town of Cambridge

On-site
AUD 106,000 - 173,000
Principal ASIC Design Engineer
Principal ASIC Design Engineer

IC Resources Recruitment • Town of Cambridge

On-site
AUD 170,000 - 246,000
Competitive pay
Benefits package
Digital Design Engineer, Interconnect
Digital Design Engineer, Interconnect

Meta for Work • Redmond

On-site
AUD 253,000 - 356,000
Bonus
Equity
Benefits
Top locations