Senior/Principal High-Speed Analog Layout Design Engineer

Celero Communications, Inc.; Córdoba; Presencial; ARS 180.802.000 - 271.203.000; Jornada completa

Ventajas ofrecidas por este puesto de trabajo

Foundational startup role

International collaboration

Growth opportunities

Challenging projects

Descripción de la vacante

Celero Communications, Inc. in Argentina seeks Senior/Principal High-Speed Analog Layout Design Engineer to drive layout of ADCs, DACs, PLLs, and other high-performance blocks, interfacing with circuit designers and CAD/PDK teams.

This hands-on role involves leading floor planning, routing, LVS/DRC checks, and contributing to chip-level planning. Mentoring junior engineers across time zones and pushing for first-pass silicon success.

Formación

• 10+ years in analog/mixed-signal layout in CMOS/FinFET technologies.
• Experience with top-level IP layout macros.
• Experience with FinFET nodes (TSMC N3/N5/N7/N16).
• Strong knowledge of LVS/DRC/PERC/ERC and parasitic minimization.

Responsabilidades

• Lead and own the physical layout design of complex analog/mixed-signal macros from floor planning through final verification.
• Collaborate with schematic designers for optimal layout solutions.
• Mentor junior layout engineers across time zones and enforce best practices.
• Perform and debug LVS, DRC, PERC, ERC, and other signoff checks.
• Contribute to chip-level planning, floor planning, power grid, and routing.
• Participate in layout design reviews and drive quality and schedule.
• Support automation through scripting (SKILL, TCL, Python).

Conocimientos

Analog layout

Leadership

Mentoring

Schematic collaboration

Device matching

High-speed design

Documentation

Herramientas

Cadence Virtuoso

Calibre

Pegasus

Descripción del empleo

Senior/Principal High-Speed Analog Layout Design Engineer

We are seeking a Principal/Senior Analog Layout Engineer to drive the layout design of complex analog and mixed-signal IP blocks that are at the heart of our advanced optical communication systems. As a key member of the Analog & Mixed-Signal (AMS) design team, you will lead layout development of critical blocks such as ADCs, DACs, PLLs, and other high-performance analog/mixed-signal circuits. You will interface closely with circuit designers, CAD/PDK teams, and other layout engineers to ensure first-pass silicon success. This is a hands‑on technical role ideal for someone who thrives in a fast‑paced environment and enjoys mentoring others while contributing directly to cutting‑edge chip development.

Key Responsibilities

• Lead and own the physical layout design of complex analog/mixed-signal macros (e.g., ADCs, DACs, PLLs), from floor planning through final verification
• Collaborate closely with schematic designers to create optimal layout solutions considering performance, matching, symmetry, and reliability
• Mentor and guide junior layout engineers/contractors across multiple time zones, enforcing best practices in layout design and verification
• Perform and debug full hierarchy LVS, DRC, PERC, ERC, and other signoff checks using industry-standard tools (Pegasus, Calibre, etc.)
• Contribute to chip‑level planning including top‑level floor planning, block integration, power grid implementation, and signal routing
• Participate in layout design reviews and provide technical leadership for layout quality, verification completeness, and schedule adherence
• Support automation initiatives through scripting and tool customization (SKILL, TCL, Python is a plus)

Required Qualifications

• Minimum 10+ years of hands‑on analog/mixed‑signal layout design experience and in advanced CMOS/FinFET technologies
• Proven track record of top‑level integration IP layout macros and preparing IPs for handoff to Physical Design
• Proven leadership in owning major IP layout macros or full‑chip‑level layout at FinFET nodes (TSMC preferred)
• At least 1 year of experience with TSMC FinFET process nodes (N3, N5, N7, or N16)
• Deep understanding of device physics, layout‑dependent effects (LOD, WPE, OSE, LDE, etc.), and their impact on circuit performance
• Strong expertise in layout best practices for device matching, noise isolation, ESD protection, symmetry, and parasitic minimization
• Proficiency in floor planning, hierarchical block integration, routing strategy, and power/ground grid design
• Expertise with Cadence Virtuoso, Calibre, Pegasus, and other layout and verification tools
• Familiarity with layout verification flows, including LVS, DRC, PERC, Density, DFM, ERC, and Antenna rules
• Experience working in collaborative environments with international and remote teams
• Strong documentation and communication skills with the ability to clearly present layout trade‑offs and status to cross‑functional teams
• Experience using revision control systems for layout design management

Preferred Qualifications

• Exposure to optical or high‑speed analog interfaces is a strong plus
• Working knowledge of SKILL, TCL, or Python for layout automation or design flow optimization
• Proven ability to collaborate with international teams (U.S., Canada, Argentina)
• Strong organizational skills with high attention to detail and follow‑through
• Ability to multi‑task and prioritize in a fast‑paced, dynamic environment
• Proactive, eager‑to‑learn mindset with excellent problem‑solving skills

What We Offer

• The chance to play a foundational role at a high‑growth semiconductor start‑up
• Exposure to a wide variety of cross‑functional teams
• A collaborative, international team culture where ideas and initiative are valued
• The opportunity to grow alongside Celero as we scale and shape the future of our industry
• A foundational role at a fast‑growing semiconductor start‑up shaping the future of AI and data center connectivity