Yield Engineer I — Drive IC Process Improvements

Microchip Technology Inc

Colorado Springs (CO)

On-site

USD 70,000 - 110,000

Full time

7 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Microchip Technology Inc. in the United States is seeking a wafer fab device engineer to own yield responsibility, improve product yields, and support new product introductions. You will work with multiple engineering teams to drive experiments and analyze data for reliability improvements.

The role involves first-shift work, collaboration across process and test groups, and frequent interaction with management to align on yield targets and project plans.

Qualifications

  • Knowledge of basic semiconductor device physics and electronics, including transistor characteristics.
  • Understanding of basic digital and analog circuits, their components and how they are characterized.
  • Overall knowledge of the integrated circuit wafer fab manufacturing process.
  • Familiarity with test equipment such as semiconductor parameter analyzers, power supplies, multimeters, generators, oscilloscopes, curve tracers, etc.
  • Knowledge of basic statistical functions and SPC, including concept of normal distributions and Cpk's, analysis of variance, and correlation techniques.
  • Ability to effectively present information to management and employees, both written and orally.
  • Understanding of mathematical concepts such as probability, fundamentals of geometry, algebra, trigonometry, and calculus.
  • Ability to effectively solve problems and help drive improvement activities. Will need to define problems/issues, collect data, establish facts, and draw valid conclusions.

Responsibilities

  • Works closely with wafer fab process engineering, product engineering, design engineering, and test engineering to understand issues/opportunities and drive yield improvement activities.
  • Analyzes production and engineering data to identify and resolve product yield issues.
  • Designs, coordinates, and analyzes IC manufacturing process experiments to improve product yields and performance.
  • Evaluates the parametric and product impact of process experiments.
  • Uses evaluation equipment such as manual probe stations, parametric evaluation equipment, bit mappers, and microscopes to collect engineering data, perform failure analysis, and detect circuit and/or fabrication problems causing failures.
  • Dispositions maverick material at parametric test and wafer sort.
  • Owns responsibility for product/technology including maintenance of yield limits, process change control, new product introduction and yield improvements.
  • Supports the introduction of new products and process flows into the fab and parametric test area through the creation, review, and implementation of necessary supporting specifications and process routes and flows. This may involve supporting transfers from other facilities.
  • Plans and completes various technical projects.
  • Communicates regularly with management and other functional groups within Microchip to ensure understanding of needs/problems in relation to the Yield Engineering function.

Skills

Semiconductor device physics
Digital & analog circuits
IC wafer fab process
Test equipment knowledge
Statistics & SPC
Communication skills
Mathematics (calc, geometry)
Problem solving

Education

BSEE +5 years
MSEE +2 years

Tools

Parameter analyzers
Power supplies
Multimeters
Generators
Oscilloscopes
Curve tracers

Job description

Microchip Technology Inc. in the United States is seeking a wafer fab device engineer to own yield responsibility, improve product yields, and support new product introductions. You will work with multiple engineering teams to drive experiments and analyze data for reliability improvements.

The role involves first-shift work, collaboration across process and test groups, and frequent interaction with management to align on yield targets and project plans.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Yield Enhancement Engineer I: Drive Semiconductor Yields
Yield Enhancement Engineer I: Drive Semiconductor Yields

FHLB Des Moines • Colorado Springs (CO)

On-site
USD 70,000 - 110,000
Health benefits from day one
Retirement savings plans
ESP P program with 2 year look back
Senior Engineer I- Yield Enhancement
Senior Engineer I- Yield Enhancement

Microchip Technology Inc • Colorado Springs (CO)

On-site
USD 70,000 - 110,000
Yield Enhancement Engineer - Semiconductors (Day/Night)
Yield Enhancement Engineer - Semiconductors (Day/Night)

Micron Technology • Boise (ID)

On-site
USD 90,000 - 120,000
Medical insurance
Dental insurance
Vision insurance
+3
Yield-Driven Process Integration Engineer | Tech Transfer
Yield-Driven Process Integration Engineer | Tech Transfer

Micron Technology • Boise (ID)

On-site
USD 120,000 - 180,000
Medical, dental, and vision plans
Paid time off
Paid holidays
+2
Yield Development Engineer, Defect Metrology
Yield Development Engineer, Defect Metrology

Intel Corporation • Chandler (AZ)

Hybrid
USD 115,000 - 220,000
Yield & Process Integration Engineer — Data-Driven
Yield & Process Integration Engineer — Data-Driven

Intel Corporation • Chandler (AZ)

On-site
USD 104,000 - 199,000
Stock bonuses
Health insurance
Retirement benefits
+1
Yield Engineer – Data-Driven Semiconductor Optimization
Yield Engineer – Data-Driven Semiconductor Optimization

Teledyne LeCroy Korea • Goleta (CA)

On-site
USD 114,000 - 151,000
Health Insurance
Dental Insurance
Vision Insurance
+6
Senior Engineer I- Yield Enhancement
Senior Engineer I- Yield Enhancement

FHLB Des Moines • Colorado Springs (CO)

On-site
USD 70,000 - 110,000
Health benefits from day one
Retirement savings plans
ESP P program with 2 year look back
Yield Optimization Engineer - Hybrid, Data-Driven
Yield Optimization Engineer - Hybrid, Data-Driven

Intel Corporation • Chandler (AZ)

Hybrid
USD 115,000 - 220,000
Competitive pay
Stock bonuses
Benefits package
Yield & Defect Metrology Engineer — Hybrid Role
Yield & Defect Metrology Engineer — Hybrid Role

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 115,000 - 220,000
Stock bonuses
Health insurance
Hybrid work model
+1