Enable job alerts via email!

Wireless SoC Design Engineer

Apple Inc.

Sunnyvale (CA)

On-site

USD 175,000 - 313,000

Full time

7 days ago
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

A prominent technology company is seeking a System-on-Chip (SoC) IP designer for their wireless silicon development team. This role involves developing microarchitecture, engaging in cross-functional discussions, and supporting various engineering teams to finalize and deliver SoC designs. Candidates should have extensive experience and a strong background in digital design and ASIC methodologies.

Benefits

Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchase program
Reimbursement for formal education expenses

Qualifications

  • 10+ years of industry experience in ASIC design.
  • Strong foundation in digital design.
  • Experience with design verification and validation.

Responsibilities

  • Develop microarchitecture and RTL for SoC IP design.
  • Engage in hardware/software partitioning discussions with engineering teams.
  • Support verification and post-silicon validation efforts.

Skills

Digital design fundamentals
ASIC microarchitecture definition
System Verilog RTL implementation
Low power design techniques
Communication skills

Education

BS degree

Job description

Come join Apple’s growing wireless silicon development team. Our wireless SOC organization is responsible for all aspects of wireless silicon development. With a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture, and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering.If you enjoy a fast-paced and challenging environment and collaborating with people across different functional areas as well as thriving during crisis times, we encourage you to apply.

Description

Develop microarchitecture and RTL for a System-on-Chip (SoC) IP design, aligning with specified functional requirements. Engage in hardware/software partitioning discussions alongside software and firmware engineering teams. Collaborate with physical design, design for testability (DFT), power management, and computer-aided design (CAD) teams to finalize and deliver fully functional IP for SoC integration. Provide support to verification, prototyping, and emulation teams during pre-silicon verification phases, as well as software/firmware development. Assist in post-silicon validation, system integration, and debugging efforts, and address any necessary silicon design revisions promptly.

Minimum Qualifications
  • BS and 10+ years of relevant industry experience.
Preferred Qualifications
  • Proficient in digital design fundamentals, with a strong foundation.
  • Skilled in defining ASIC microarchitecture to meet functional requirements while managing performance, power, and area trade-offs.
  • Knowledgeable about the ASIC design flow, including System Verilog RTL implementation, Lint, Synthesis, STA, and LEC.
  • Expertise in design domains such as memory subsystems, bus interfaces, CPU integration, DMA engines, Compression, Security IP design, and high-speed/low-speed peripherals like PCIE, QSPI, UART, and SPMI is a plus.
  • Thorough understanding of cross clock-domain design principles and associated CDC requirements.
  • Familiarity with ASIC low power design techniques, including multiple supply domains configuration, dynamic power/clock scaling, and power analysis, is a plus.
  • Familiarity with ASIC test methodologies, encompassing DFT, scan insertion, memory BIST, and other related techniques.
  • Strong communication skills, both written and oral.
At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $175,800 and $312,200, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Wireless SoC Design Engineer

AECOM

Sunnyvale

On-site

USD 175,000 - 313,000

4 days ago
Be an early applicant

Wireless SoC Design Engineer

Apple

Sunnyvale

On-site

USD 143,000 - 265,000

30+ days ago

Design Verification Engineer

Acceler8 Talent

San Francisco

Remote

USD 220,000 - 250,000

5 days ago
Be an early applicant

SoC Physical Design Engineer, STA/Timing

AECOM

Sunnyvale

On-site

USD 121,000 - 184,000

4 days ago
Be an early applicant

SENIOR SOC DESIGN ENGINEER (WIFI PHY)

Delart

San Jose

On-site

USD 175,000 - 225,000

4 days ago
Be an early applicant

Principal SOC Design Engineer

Synopsys, Inc.

Sunnyvale

On-site

USD 150,000 - 180,000

9 days ago

SoC RTL Security Design Engineer

AECOM

Sunnyvale

On-site

USD 156,000 - 229,000

10 days ago

Product Designer Menlo Park, CA +1 locations • Design & User Experience • Design & User Experience

Meta

Menlo Park

Remote

USD 199,000 - 224,000

3 days ago
Be an early applicant

Product Designer, Extensibility

Davita Inc.

San Francisco

Remote

USD 164,000 - 294,000

4 days ago
Be an early applicant