Verification Platform Engineer, Platform Architecture

Apple, Inc.

Cupertino (CA)

On-site

USD 150,000 - 225,000

Full time

11 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical and dental coverage
Retirement benefits
Employee stock purchase plan
Tuition reimbursement
Relocation assistance

Job summary

Apple, Inc. is seeking a Verification Platform Engineer in Cupertino to advance pre-silicon validation for Apple silicon. You will help build high-performance verification systems and optimize RTL simulation tooling within our Platform Architecture group.

The role emphasizes testbench design, infrastructure improvements, and collaboration with silicon engineering and EDA teams to accelerate DV workflows. Occasional travel within the US is expected.

Qualifications

  • Bachelor’s degree in Computer Engineering, Electrical Engineering, or a related field (or equivalent practical experience).
  • Experience with SystemVerilog and EDA tooling.
  • Experience with software development (e.g., using C++) and scripting (e.g., Python).

Responsibilities

  • Own engagements with silicon engineering groups to evaluate, integrate, and maintain high performance RTL simulation tooling.
  • Modify testbench and design RTL for tool compatibility and simulation efficiency.
  • Use internal and external EDA tools (e.g., RTL simulation tools, LEC, wave dumps, design libraries) to diagnose issues and explore design alternatives.
  • Design and integrate infrastructure improvements for faster simulation turnaround after RTL changes.
  • Partner closely (or embed) with internal teams for focused, high-impact engagements.
  • Occasionally travel (approximately once a year) to collaborate with development groups within the US.

Skills

SystemVerilog
EDA tooling
C++
Python
UVM
DPI-C
Testbench architecture

Education

Bachelor's degree in Computer or Electrical Engineering
Master’s degree in Computer/Electrical Engineering (preferred)

Tools

RTL simulation tools
Logic Equivalence Checking (LEC)
wave dumps
design libraries

Job description

Verification Platform Engineer, Platform Architecture

Cupertino, California, United States Hardware


Apple’s Platform Architecture group develops the next generation of Apple hardware and the tools to make it possible. Our team builds high-performance verification systems that accelerate the development of Apple silicon. We aim to push the boundaries of pre-silicon validation with simulation solutions that apply and extend principles from hardware emulation.


Description

This role bridges Apple's next-generation platform technology with DV methodology and tooling.We are seeking an engineer with background in Design Verification who is interested in cutting-edge verification techniques and comfortable rapidly prototyping solutions. In this role, you will enable transformational improvements to simulation throughput for DV workflows through testbench design, infrastructure improvements, and platform R&D.


Responsibilities


  • Own engagements with silicon engineering groups to evaluate, integrate, and maintain high performance RTL simulation tooling.

  • Modify testbench and design RTL for tool compatibility and simulation efficiency.

  • Use internal and external EDA tools (e.g., RTL simulation tools, Logic Equivalence Checking [LEC], wave dumps, design libraries) to diagnose issues and explore design alternatives.

  • Design and integrate infrastructure improvements for faster simulation turnaround after RTL changes.

  • Partner closely (or embed) with internal teams for focused, high-impact engagements.

  • Occasionally travel (approximately once a year) to collaborate with development groups within the US.


Minimum Qualifications


  • Bachelor’s degree in Computer Engineering, Electrical Engineering, or a related field (or equivalent practical experience).

  • Experience with SystemVerilog and EDA tooling.

  • Experience with software development (e.g., using C++) and scripting (e.g., Perl or Python).


Preferred Qualifications


  • Master’s degree in Computer Engineering, Electrical Engineering, or another hardware-related field.

  • 3+ years of relevant experience.

  • Deep hands-on experience in Design Verification methodologies (UVM, DPI-C, testbench architecture).

  • Experience applying LEC, linting / static analysis tools, waveform debugging, and simulation / emulation flows.

  • Strong understanding of SystemVerilog simulation semantics (events, time, glitches); intuitive grasp for hardware representation (clocks, resets, latches).

  • Strong communication skills, with a proven history of cross-functional collaboration across silicon engineering, design verification, and EDA development teams and organizational boundaries.

  • Experience with software optimization, high-performance computing (HPC), co-simulation architectures, or hardware acceleration / emulation.

  • Development of agentic pipelines, graphs, skills, or similar work enabling AI productivity for other engineers.


At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $150,400 and $225,300, and your base pay will depend on your skills, qualifications, experience, and location.


Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits


Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.


Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant


At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here - in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.
Learn about accessibility in Apple’s workplace
Learn about reasonable accommodations for job applicants


Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Verification Platform Engineer, Platform Architecture
Verification Platform Engineer, Platform Architecture

Apple Inc. • Cupertino (CA)

On-site
USD 180,000 - 320,000
Verification Platform Engineer, Platform Architecture
Verification Platform Engineer, Platform Architecture

Apple Inc. • Austin (TX)

Hybrid
USD 170,000 - 210,000
Design Verification Engineer
Design Verification Engineer

Apple, Inc. • Cupertino (CA)

On-site
USD 174,000 - 225,000
Design Verification Engineer
Design Verification Engineer

Apple, Inc. • Waltham (MA)

On-site
USD 135,000 - 250,000
Health insurance
Retirement benefits
Stock programs
+5
Design Verification Engineer
Design Verification Engineer

Apple Inc. • San Francisco (CA)

On-site
USD 129,300 - 225,300
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Waltham (MA)

On-site
USD 116,000 - 175,000
Medical and dental coverage
Employee stock programs
Stock Purchase Plan
+1
Design Verification Engineer
Design Verification Engineer

Apple • San Diego (CA)

On-site
USD 175,000 - 309,000
Medical and dental coverage
Employee stock programs
Relocation assistance
Design Verification Engineer
Design Verification Engineer

Apple • Los Angeles (CA)

On-site
USD 120,300 - 181,200
Comprehensive medical and dental coverage
Employee stock programs
Tuition reimbursement for education
Design Verification
Design Verification

Apple, Inc. • Cupertino (CA)

On-site
USD 150,000 - 225,000
Emulation Verification Engineer
Emulation Verification Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 184,700 - 324,800