Technologist, VLSI Design Engineering

Western Digital

Honolulu (HI)

On-site

USD 120,000 - 180,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Western Digital is seeking an experienced engineer to drive IO and datapath solutions for memory in advanced CMOS nodes. You will collaborate with teams to meet specifications, participate in design reviews, and proactively resolve design issues while proposing innovative design methodologies.

The role requires hands‑on experience with DDR/HSIO/TM/ONFI, GPIOs, ZQ/Vref, and SI/PI analysis; familiarity with Cadence Virtuoso, Synopsys HSPICE/Spectre, and mixed‑mode sim is a plus.

Qualifications

  • Bachelor's or Master's in Electronics & Telecommunication or Electrical engineering with 10+ years of experience.
  • Hands-on knowledge of IO and datapath design and protocols like DDR, HSIO, TM, ONFI.
  • Experience with GPIOs, HSIOs, ZQ and Vref blocks.
  • Awareness of channel impairments and equalization schemes (FFE, CTLE, DFE).
  • Experience in SI/PI analysis with IBIS/SPF models.
  • Proficiency with Cadence Virtuoso and Synopsys/HSPICE/Spectre tools; statistical simulation.
  • Mixed‑mode simulation and analog/digital co‑simulation a plus.
  • Creating EDA models (Verilog, Liberty) a plus.
  • Strong theoretical background with practical, pragmatic approach.
  • Good written/verbal communication and multi-geography collaboration.

Responsibilities

  • Drive IO and datapath solutions for next‑generation memory in advanced CMOS nodes.
  • Collaborate with team to meet IO/DP specifications and product requirements.
  • Participate in technical discussions and design reviews; proactively resolve design issues.
  • Contribute innovative design solutions and methodologies to improve reliability and performance.
  • Coordinate cross‑geography communication and maintain high standards of documentation.

Skills

IO design
Datapath design
High‑speed IO
Communication

Education

Bachelor's/Master's in Electronics & Telecommunication/Electrical

Tools

Cadence Virtuoso
Synopsys HSPICE
Spectre
Verilog/Liberty

Job description

Job Description
  • Will be technically driving team IO and Datapath solutions for next generation Memory in advanced CMOS technology nodes.
  • Will work on IO and DP solutions to meet the specifications and product requirements.
  • Work closely with team and actively participate in technical discussions and reviews.
  • Pro‑actively get design issues/problems solved.
  • Contribute to or propose innovative design solutions and design methodologies.
Qualifications
  • Bachelors/Masters degree in Electronics & Telecommunication/Electrical engineering with 10+ years of experience.
  • Hands‑on knowledge on IO and datapath design and protocols like DDR, HSIO, TM, ONFI etc.
  • Experience in GPIOs, HSIOs, ZQ and Vref blocks.
  • Awareness on channel impairments and equalization schemes like FFE, CTLE and DFE etc.
  • Working knowledge of SI/PI Analysis with various models like IBIS/SPF etc.
  • Conversant with tools such as Cadence Virtuoso/Synopsys custom compiler/Hspice/Spectre/Finesim including statistical simulation methodologies.
  • Experience in Mixed‑mode simulation and analog/digital co-simulation will be of added advantage.
  • Experience in creating EDA model such as Verilog model, Liberty etc will be of added advantage.
  • Strong theoretical background with a pragmatic approach.
  • Good verbal and written communication skills and experience working with different geographies.
  • Good documentation and presentation skills.
  • High level of integrity and commitment to quality and timeliness.
Equal Employment Opportunity Statement

Western Digital thrives on the power and potential of diversity. As a global company, we believe the most effective way to embrace the diversity of our customers and communities is to mirror it from within. We are committed to an inclusive environment where every individual can thrive through a sense of belonging, respect and contribution. Western Digital is committed to offering opportunities to applicants with disabilities and ensuring all candidates can successfully navigate our careers website and our hiring process. Please contact us at staffingsupport@wdc.com to advise us of your accommodation request, including a description of the specific accommodation you are requesting as well as the job title and requisition number of the position.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior VLSI Design Engineer — IO & Datapath
Senior VLSI Design Engineer — IO & Datapath

Western Digital • Honolulu (HI)

On-site
USD 120,000 - 180,000
Staff Engineer, VLSI Design Engineering(Logic Design)
Staff Engineer, VLSI Design Engineering(Logic Design)

Vaia GmbH • Milpitas (CA)

On-site
USD 72,000 - 108,000
Competitive salary
Inclusive work environment
Principal RFIC Design Engineer
Principal RFIC Design Engineer

Western Digital • San Jose (CA)

On-site
USD 140,000 - 210,000
Senior Staff Digital Design Engineer
Senior Staff Digital Design Engineer

OSI USA Danvers • Plano (TX)

On-site
USD 120,000 - 180,000
High Speed IO Analog Mixed Signal Architect/ Design Engineer
High Speed IO Analog Mixed Signal Architect/ Design Engineer

AMD • San Jose (CA)

Hybrid
USD 180,000 - 260,000
AMD Benefits
Hybrid Work
High Speed Analog I/O designer
High Speed Analog I/O designer

Front Door Defense • San Jose (CA)

On-site
USD 143,000 - 230,000
Logic Design Engineer
Logic Design Engineer

Advanced Micro Devices • Santa Clara (CA)

Hybrid
USD 140,000 - 210,000
Logic Design Engineer
Logic Design Engineer

AMD • Santa Clara (CA)

On-site
USD 150,000 - 190,000
AMD benefits
Staff Digital Design Engineer, HBM
Staff Digital Design Engineer, HBM

Micron Technology, Inc • Richardson (TX)

On-site
USD 100,000 - 130,000
Principal Digital Designer, HIG HBM
Principal Digital Designer, HIG HBM

Micron Technology, Inc • Richardson (TX)

On-site
USD 120,000 - 150,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program