Staff FPGA Digital Engineer - 5

0902 SP - Launch Vehicles

United States

On-site

USD 108,000 - 162,000

Full time

4 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health insurance
Life insurance
Disability insurance
Savings plan
Paid holidays
PTO

Job summary

Northrop Grumman Space Systems in Chandler, Arizona is seeking a Staff FPGA Digital Engineer to join the Electro-Optics (EO) Group within the Launch Vehicles unit.

You will lead design and integration challenges for FPGA/SoC projects, develop high-level test benches, verify timing, and ensure compliance with internal standards while mentoring junior engineers. A DoD Secret clearance is required or obtainable.

Qualifications

  • Bachelor's degree in Electrical or Computer Engineering or related field with 12+ years of experience; or a Master’s/PhD with 8–10+ years.
  • Ability to obtain DoD Secret security clearance at time of application.
  • Advanced FPGA/SoC design with mastery in VHDL or Verilog.
  • Experience with AMD Xilinx FPGAs/SoCs, timing, power, I/O constraints, and static timing analysis.
  • Proficiency with MOSA interfaces and verification tools (Questa/ModelSim).
  • Experience with OSVVM or UVM verification methodologies.

Responsibilities

  • Lead resolution of design and integration challenges across disciplines.
  • Develop and execute high-level test benches to verify FPGA designs.
  • Generate and integrate IO and image processing HDL modules and simulations.
  • Ensure compliance with design standards and mentor junior engineers.
  • Prepare and maintain design documentation including schematics and verification reports.
  • Stay current with evolving FPGA technologies and tools.

Skills

FPGA/SoC design
VHDL/Verilog
Test bench development
OSVVM/UVM
Timing analysis

Education

Bachelor's degree in Electrical/Computer Engineering or related
MS or PhD in Electrical/Computer Engineering (preferred)

Tools

Questa/ModelSim
Vivado IDE
Vitis Unified IDE
OSVVM/UVM tooling

Job description

RELOCATION ASSISTANCE: Relocation assistance may be available CLEARANCE REQUIRED FOR START: Yes CLEARANCE TYPE: Secret TRAVEL: Yes, 10% of the Time

At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work — and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history. Northrop Grumman Space Systems is looking for a Staff FPGA Digital Engineer to support the Electro-Optics (EO) Group within the Launch Vehicles business unit in Chandler, Arizona.

Responsibilities
  • Lead resolution of design and integration challenges, drawing on advanced technical knowledge and wide application across disciplines.
  • Develop and execute high-level test benches to verify FPGA designs for functional correctness and timing requirements, managing configuration of multiple FPGA bitstream builds.
  • Generate, verify, and integrate IO and image processing HDL modules, including functions definitions, HDL coding, module-level simulation, and integration with device architecture.
  • Ensure compliance with internal design standards throughout the development lifecycle and mentor less experienced engineers.
  • Prepare, present, and maintain comprehensive design documentation including schematics, simulation results, and verification reports.
  • Stay abreast of evolving FPGA technologies, tools, and industry methodologies, demonstrating mastery in methods and tools available for addressing technical issues.
Basic Qualifications
  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or related discipline from an accredited university and 12 years of relevant experience; or a Master’s degree and 10 years of experience; or a PhD and 8 years of experience.
  • Ability to obtain a U.S. Government Department of Defense (DoD) Secret security clearance at the time of application.
  • Advanced background in FPGA/SoC design, with mastery in complex firmware development using VHDL (preferred) or Verilog.
  • Extensive experience with AMD Xilinx FPGAs and SoCs, with proficiency in managing design constraints (timing, power, I/O) and performing static timing analysis to achieve critical performance targets.
  • Advanced proficiency in development, verification, and debugging of MOSA interfaces/buses (Ethernet, PCIe, AXI4, UART, and SDLC) Mastery with simulation tools (Questa/ModelSim) and hardware debugging tools (logic analyzers, oscilloscopes).
  • Strong experience creating and executing verification plans using simulation, analysis, and hardware bench testing.
  • Deep knowledge of Open Source VHDL Verification Methodology (OSVVM) or Universal Verification Methodology (UVM).
  • OSVVM preferred.
Preferred Qualifications
  • MS or PhD in Electrical Engineering, Computer Engineering, or related discipline.
  • Active U.S. Government DoD Secret security clearance at the time of application.
  • Experience with missile systems, seeker systems, or other high reliability, environmentally challenging electro optical applications.
  • Prior experience with DoD missile defense programs and associated standards.
  • Direct experience with AMD Xilinx Versal Gen 2 or Gen 1.
  • Mastery with both Vivado IDE and Vitis Unified IDE.
  • Advanced experience designing, integrating, and verifying DDR memory interfaces (e.g., DDR3/DDR4/DDR5) with fabric-based controllers in FPGA designs.
  • Deep understanding of embedded C/C++ programming for integration with processors/SoCs.
  • Knowledge of high-speed PCB design and signal integrity.
  • Strong experience with OSVVM or UVM.

Primary Level Salary Range: $108,200.00 - $162,400.00 The above salary range represents a general guideline; however, Northrop Grumman considers a number of factors when determining base salary offers such as the scope and responsibilities of the position and the candidate's experience, education, skills and current market conditions. Depending on the position, employees may be eligible for overtime, shift differential, and a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives.

In addition, Northrop Grumman provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.

The application period for the job is estimated to be 20 days from the job posting date. However, this timeline may be shortened or extended depending on business needs and the availability of qualified candidates.

Northrop Grumman is an Equal Opportunity Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO and pay transparency statement, please visit http://www.northropgrumman.com/EEO.

U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.

We are a pioneering company. With careers across all areas: air, cyber, land, sea and space – our 90,000 employees work as one to defend and define the future. Northrop Grumman careers and internships are as varied as your interests, with a lifetime of potential that will give you every opportunity to do your best work. Working together with people from many backgrounds, personal passions and disciplines, we share a drive to push the boundaries of science, technology and engineering to meet the ever evolving needs of our customers worldwide.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

FPGA Digital Engineer - 2
FPGA Digital Engineer - 2

0902 SP - Launch Vehicles • United States

On-site
USD 87,200 - 130,800
Relocation assistance
Health insurance
Bonuses & Long Term Incentives
+1
Principal FPGA Digital Engineer - 3
Principal FPGA Digital Engineer - 3

0902 SP - Launch Vehicles • United States

On-site
USD 108,000 - 163,000
Health insurance
Life insurance
Disability insurance
+2
FPGA Digital Engineer - 2
FPGA Digital Engineer - 2

Northrop Grumman • Chandler (AZ)

On-site
USD 87,200 - 130,800
Health insurance
Paid time off
Discretionary bonus
Principal FPGA Digital Engineer - 3
Principal FPGA Digital Engineer - 3

Northrop Grumman • Chandler (AZ)

On-site
USD 108,000 - 163,000
Relocation assistance
Discretionary bonus
Long-term incentives
FPGA Verification Engineer Level 5 - Linthicum
FPGA Verification Engineer Level 5 - Linthicum

0090 CORP-Corporate Office • United States

On-site
USD 186,000 - 279,000
Health insurance
Life and disability insurance
Savings plan
+1
Staff Engineer Digital
Staff Engineer Digital

0090 CORP-Corporate Office • United States

On-site
USD 198,000 - 292,000
Health Plan
Savings Plan
Paid Time Off
Principal/ Sr. Principal FPGA Design Engineer
Principal/ Sr. Principal FPGA Design Engineer

Northrop Grumman • Rolling Meadows (IL)

On-site
USD 119,000 - 180,000
Health insurance
Paid time off
Retirement savings plan
FPGA Design Engineer
FPGA Design Engineer

Northrop Grumman • Rolling Meadows (IL)

On-site
USD 96,000 - 145,000
Health insurance
Life insurance
Disability insurance
+3
Principal Engineer Microelectronic Semiconductors
Principal Engineer Microelectronic Semiconductors

0090 CORP-Corporate Office • United States

On-site
USD 109,000 - 163,000
Health insurance
Life insurance
Savings plan
+2
Principal Engineer ASIC or Sr Principal Engineer ASIC
Principal Engineer ASIC or Sr Principal Engineer ASIC

Northrop Grumman • Manhattan Beach (CA)

On-site
USD 125,000 - 235,000