Principal/ Sr. Principal FPGA Design Engineer

Northrop Grumman

Rolling Meadows (IL)

On-site

USD 119,600 - 179,400

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health insurance
Paid time off
Retirement savings plan

Job summary

Northrop Grumman in Rolling Meadows, IL, is seeking an FPGA Design Engineer to contribute to innovative digital signal processing solutions. This role involves research, design, and verification of FPGA designs utilizing cutting-edge technologies from top vendors.

Candidates should possess a Bachelor's degree in Electrical or Computer Engineering, with at least 5 years of relevant experience in FPGA/ASIC design and strong knowledge of VHDL/Verilog. A collaborative mindset and problem-solving skills are vital for this position.

The role provides opportunities to work within a dynamic team committed to pushing technological boundaries.

Qualifications

  • Minimum 5 years of FPGA/ASIC design experience.
  • In-depth knowledge of VHDL and/or Verilog required.
  • Experience with Xilinx or Intel/Altera FPGA architectures.

Responsibilities

  • Research and analyze requirements for digital signal processing products.
  • Design, code, and verify FPGA designs for DSP applications.
  • Work with high speed interfaces and embedded processing.

Skills

VHDL
Verilog
High level synthesis
Python
Digital Signal Processing
Test bench generation

Education

Bachelor’s degree in Electrical Engineering
Master's degree in similar engineering discipline
PhD in relevant field

Tools

Xilinx Vivado
Intel Quartus
Mentor Graphics ModelSim

Job description

RELOCATION ASSISTANCE: Relocation assistance may be available

CLEARANCE REQUIRED FOR START: No

CLEARANCE TYPE: None

TRAVEL: Yes, 10% of the Time

Description

At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people’s lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation’s history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work — and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they’re making history.

Embark on a career putting innovative, reliable, and agile products and ideas into orbit, and beyond. Northrop Grumman Space Systems has opportunities waiting for you that play a vital role in human space exploration, national defense, and scientific discovery, supporting multiple programs across the universe. With us, you’ll discover a culture of curiosity and collaboration that will have you Define Possible from the day you start. Our space systems connect and protect millions of people on earth every day, now and for the future.

Explore your future and launch your career with Northrop Grumman Space Systems today!

Our team is chartered with providing the skills, innovative technologies to develop, design, produce and sustain optimized product lines across the sector while providing a decisive advantage to the warfighter. Come be a part of our mission!

We are seeking a talented FPGA Design engineer with signal processing experience to join our growing team in Rolling Meadows, IL.

As an FPGA Design Engineer, you will join our diverse team and be responsible for research, requirements analysis and systems architecture, design, coding, test bench design, verification, synthesis and place & route for our digital signal processing products. You will be working with digital subsystem and circuit card designs that utilize the latest FPGA technologies from all major vendors and device families including Xilinx, Intel (Altera), and Microsemi (Actel) and support high speed interfaces, Radio Frequency (RF) and Electro-Optical (EO) DSP, controls, data links, embedded processing and processor interfaces. Your expertise in digital signal processing, modeling and simulation, and circuit level design and test are desired for this position.

This position will be filled as a level 3 or level 4.

Basic Qualifications
  • Bachelor’s degree in Electrical Engineering, Computer Engineering or similar engineering discipline with a minimum 5 years (or MS and 3+ years, or a PhD) of FPGA/ASIC design experience.
  • Bachelor’s degree in Electrical Engineering, Computer Engineering or similar engineering discipline with a minimum 8 years (or MS and 6+ years, or PhD +3 years) of FPGA/ASIC design experience.
  • In-depth knowledge of VHDL and/or Verilog.
  • Proficiency in High level synthesis (Xilinx Vivado HLS AND/OR Mentor Catapult HLS) with C++.
  • Expertise achieving timing closure on dense FPGA designs.
  • Working knowledge of DSP structures and techniques.
  • Proficient in Python, C or other scripting languages.
  • Extensive experience generating test benches.
  • Proficient in FPGA design flow including items such as RTL/gate level simulation, synthesis, place and route, static timing analysis, and power analysis.
  • Experience with FPGA simulation tools to verify performance of complex RTL blocks.
  • Experience with Xilinx or Intel/Altera FPGA architectures and design tools.
  • Soft skills to include: Adaptive, creative, collaborative, comfortable working independently, enjoys solving difficult problems while communicating with all levels of an organization internally and externally.
  • Must be a US Citizen with ability to obtain and maintain Top Secret security clearance with SCI.
Preferred Qualifications
  • Current or Active Top Secret with SCI/SAP security clearance.
  • Extensive experience implementing Digital Signal or Image Processing algorithms on FPGAs.
  • Extensive experience with high-speed interfaces: Ex. AXI, PCIe, Xilinx Aurora, JESD, 10G Ethernet, etc.
  • Working knowledge of SDR platforms and architectures.
  • Extensive experience developing FPGA algorithms for SoC based architectures.
  • Experience developing FPGA/SW interfaces and controls.
  • Experience developing and prototyping in MATLAB/Simulink.
  • Experience debugging down to the hardware level & experience using Signal Generators, Logic Analyzers, Digital Oscilloscopes and Embedded FPGA.
  • Debugging tools.
  • Experience and knowledge developing requirements for FPGA-based products.
  • Experience with Electronic Design Automation (EDA) Tools: Mentor Graphics ModelSim/QuestaSim, Synplify, Xilinx ISE/ Vivado, Intel Quartus, Altera SOPC Builder, Altera Qsys, DSP Builder.
  • Experience working with or developing test benches using SystemVerilog and Universal Verification Methodology (UVM).
  • Familiarity with revision control, documentation, planning, and review systems similar to GIT/SVN/ClearCase, DOORS, Jira/Rally/ClearQuest.

Primary Level Salary Range: $119,600.00 - $179,400.00

Secondary Level Salary Range: $149,300.00 - $223,900.00

The above salary range represents a general guideline; however, Northrop Grumman considers a number of factors when determining base salary offers such as the scope and responsibilities of the position and the candidate’s experience, education, skills and current market conditions.

Depending on the position, employees may be eligible for overtime, shift differential, and a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, Northrop Grumman provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.

The application period for the job is estimated to be 20 days from the job posting date. However, this timeline may be shortened or extended depending on business needs and the availability of qualified candidates.

Northrop Grumman is an Equal Opportunity Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO and pay transparency statement, please visit http://www.northropgrumman.com/EEO. U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

FPGA Design Engineer
FPGA Design Engineer

Northrop Grumman • Rolling Meadows (IL)

On-site
USD 96,000 - 145,000
Health insurance
Life insurance
Disability insurance
+3
Principal/Sr. Principal FPGA Design Engineer
Principal/Sr. Principal FPGA Design Engineer

Northrop Grumman Corp. (AU) • Rolling Meadows (IL)

On-site
USD 119,000 - 180,000
Health insurance
Life and disability insurance
Company paid holidays
+1
Principal FPGA Digital Engineer - 3
Principal FPGA Digital Engineer - 3

Northrop Grumman • Chandler (AZ)

On-site
USD 108,000 - 163,000
Relocation assistance
Discretionary bonus
Long-term incentives
Engineer/ Principal Engineer Software - FPGA Developer
Engineer/ Principal Engineer Software - FPGA Developer

Northrop Grumman • El Segundo (CA)

On-site
USD 92,000 - 171,000
Principal FPGA/Sr. Principal FPGA Design Engineer
Principal FPGA/Sr. Principal FPGA Design Engineer

0090 CORP-Corporate Office • United States

On-site
USD 119,000 - 180,000
Health insurance
Life and disability insurance
Company paid holidays
+1
Principal FPGA/Sr. Principal FPGA Design Engineer
Principal FPGA/Sr. Principal FPGA Design Engineer

Northrop Grumman • Rolling Meadows (IL)

On-site
USD 119,000 - 180,000
Electrical Engineer FPGA/ASIC - Level 3/4 - Dulles
Electrical Engineer FPGA/ASIC - Level 3/4 - Dulles

Northrop Grumman • Virginia (MN)

On-site
USD 114,000 - 171,000
Health insurance
Life and disability insurance
Paid time off
Principal Engineer Electrical
Principal Engineer Electrical

Northrop Grumman • Gilbert (AZ)

On-site
USD 98,000 - 148,000
Health insurance
Life and disability insurance
Savings plan
+1
FPGA Digital Engineer - 2
FPGA Digital Engineer - 2

Northrop Grumman • Chandler (AZ)

On-site
USD 87,200 - 130,800
Health insurance
Paid time off
Discretionary bonus
Principal FPGA Digital Engineer - 3
Principal FPGA Digital Engineer - 3

0902 SP - Launch Vehicles • United States

On-site
USD 108,000 - 163,000
Health insurance
Life insurance
Disability insurance
+2