Principal Engineer ASIC or Sr Principal Engineer ASIC

Northrop Grumman

Manhattan Beach (CA)

On-site

USD 125,000 - 235,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Northrop Grumman in California seeks Principal ASIC Engineer to develop RTL design for digital systems and perform simulation, synthesis, and verification tasks for space applications. The role requires a STEM degree and years of experience, with the ability to obtain and maintain a government security clearance.

Two senior levels are described with salary ranges; relocation is not offered and travel is up to 10%.

Qualifications

  • STEM Bachelor's degree with 5+ years of engineering experience; or a STEM Master's degree with 3+ years of experience; or a STEM PhD. degree with 1+ years of experience
  • Experienced in RTL (VHDL or Verilog) design for space applications
  • Development of ASIC/FPGA architecture based on requirements
  • Must have the ability to obtain and maintain an active Government security clearance

Responsibilities

  • Development of RTL Design for digital systems
  • Perform simulation and emulation (lab integration), synthesis, timing analysis, logic equivalency check, etc
  • Development of verification plans and verification test benches using VHDL or System Verilog
  • Performing trace requirements as well as performing review and audits on the simulation test procedures and test environment

Skills

RTL design
Verilog/VHDL
Space applications
SystemVerilog/UVM

Education

STEM Bachelor's degree
STEM Master's degree
STEM PhD

Tools

Xilinx Vivado
Microchip Libero
SystemVerilog/UVM

Job description

RELOCATION ASSISTANCE: No relocation assistance available

CLEARANCE REQUIRED FOR START: No

CLEARANCE TYPE: None

TRAVEL: Yes, 10% of the Time

Description

At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work — and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history.

Primary Responsibilities May Include, But Not Limited To
  • Development of RTL Design for digital systems
  • Perform simulation and emulation (lab integration), synthesis, timing analysis, logic equivalency check, etc
  • Development of verification plans and verification test benches using VHDL or System Verilog
  • Performing trace requirements as well as performing review and audits on the simulation test procedures and test environment
  • Please be aware that this position is contingent upon capturing program award(s) and obtaining and maintaining associated business and/or customer funding **

This requisition may be filled at either a Principal Engineer ASIC or Senior Principal Engineer ASIC level based on the qualifications listed below.

Basic Qualifications
Principal level:
  • STEM Bachelor's degree with 5+ years of engineering experience; or a STEM Master's degree with 3+ years of experience; or a STEM PhD. degree with 1+ years of experience
  • Experienced in RTL (VHDL or Verilog) design for space applications
  • Development of ASIC/FPGA architecture based on requirements
  • Must have the ability to obtain and maintain an active Government security clearance
Sr. Principal Level
  • STEM Bachelor's degree with 8+ years of engineering experience; or a STEM Master's degree with 6+ years of experience; or a STEM PhD. degree with 4+ years of experience
  • Experienced in RTL (VHDL or Verilog) design for space applications
  • Development of ASIC/FPGA architecture based on requirements
  • Must have the ability to obtain and maintain an active Government security clearance
Preferred Qualifications
  • Hands-on lab experience with testing of digital hardware is highly desired
  • Experience with RTL design using Xilinx Vivado or Microchip Libero
  • Experience in SystemVerilog/UVM methodology for verification
  • Experience in DSP for Digital Communications design
  • Experience in digital network design
  • Active DoD Clearance or equivalent
  • Please be aware that this position is contingent upon capturing program award(s) and obtaining and maintaining associated business and/or customer funding **

Primary Level Salary Range: $125,300.00 - $187,900.00

Secondary Level Salary Range: $156,400.00 - $234,600.00

The above salary range represents a general guideline; however, Northrop Grumman considers a number of factors when determining base salary offers such as the scope and responsibilities of the position and the candidate's experience, education, skills and current market conditions.

Depending on the position, employees may be eligible for overtime, shift differential, and a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, Northrop Grumman provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.

The application period for the job is estimated to be 20 days from the job posting date. However, this timeline may be shortened or extended depending on business needs and the availability of qualified candidates.

Northrop Grumman is an Equal Opportunity Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO and pay transparency statement, please visit http://www.northropgrumman.com/EEO. U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal Engineer ASIC or Sr Principal Engineer ASIC
Principal Engineer ASIC or Sr Principal Engineer ASIC

0090 CORP-Corporate Office • United States

On-site
USD 125,000 - 235,000
Health insurance
Life and disability insurance
Savings plan
+1
Principal FPGA Digital Engineer - 3
Principal FPGA Digital Engineer - 3

Northrop Grumman • Chandler (AZ)

On-site
USD 108,000 - 163,000
Relocation assistance
Discretionary bonus
Long-term incentives
Principal Engineer Electrical
Principal Engineer Electrical

Northrop Grumman • Gilbert (AZ)

On-site
USD 98,000 - 148,000
Health insurance
Life and disability insurance
Savings plan
+1
Principal Digital Engineer or Sr. Principal Digital Engineer
Principal Digital Engineer or Sr. Principal Digital Engineer

Northrop Grumman Corp. (AU) • Baltimore (MD)

On-site
USD 119,000 - 180,000
Relocation assistance
Travel 10%
Principal FPGA Digital Engineer - 3
Principal FPGA Digital Engineer - 3

0902 SP - Launch Vehicles • United States

On-site
USD 108,000 - 163,000
Health insurance
Life insurance
Disability insurance
+2
Principal FPGA/Sr. Principal FPGA Design Engineer
Principal FPGA/Sr. Principal FPGA Design Engineer

0090 CORP-Corporate Office • United States

On-site
USD 119,000 - 180,000
Health insurance
Life and disability insurance
Company paid holidays
+1
Principal/ Sr. Principal FPGA Design Engineer
Principal/ Sr. Principal FPGA Design Engineer

Northrop Grumman • Rolling Meadows (IL)

On-site
USD 119,000 - 180,000
Health insurance
Paid time off
Retirement savings plan
Digital Engineer/Principal Digital Engineer
Digital Engineer/Principal Digital Engineer

Northrop Grumman • Madison (WI)

On-site
USD 101,000 - 188,000
Health Plan
Savings Plan
Paid Time Off
+3
Engineer/ Principal Engineer Software - FPGA Developer
Engineer/ Principal Engineer Software - FPGA Developer

Northrop Grumman • El Segundo (CA)

On-site
USD 92,000 - 171,000
Electrical Engineer FPGA/ASIC - Level 3/4 - Dulles
Electrical Engineer FPGA/ASIC - Level 3/4 - Dulles

Northrop Grumman • Virginia (MN)

On-site
USD 114,000 - 171,000
Health insurance
Life and disability insurance
Paid time off