Staff Digital FPGA Engineer (VHDL) & SDR Systems

Northrop Grumman

Madison (WI)

On-site

USD 198,000 - 292,000

Full time

9 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Relocation assistance
Comprehensive benefits
Education assistance

Job summary

Northrop Grumman in McClellan, CA is seeking a Staff Digital Engineer to join our Advanced Digital Design team, focusing on FPGA design and verification for software defined radios using VHDL/Verilog. Hands-on experience with AMD/Xilinx 7/Versal devices and EDA tools is preferred.

You will mentor junior engineers, collaborate with Systems Engineering, and ensure timing closure on complex digital architectures; US citizenship and eligibility for a Secret clearance are required.

Qualifications

  • Bachelor’s Degree in STEM required or higher with extensive related experience.
  • Master’s or PhD in STEM preferred with significant FPGA experience.
  • Experience with FPGA design, verification, and related EDA tools required.

Responsibilities

  • Research, design, and development for digital designs related to software defined radios.
  • Test proposed designs on evaluation boards and verify functionality.
  • Support FPGA hardware architecture and algorithms implementation.
  • Collaborate with Systems Engineering to ensure firmware meets system requirements.
  • Review designs and analysis; may lead a team of Digital VHDL Engineers.

Skills

FPGA design
VHDL/Verilog
Vivado
QuestaSim
Digital design
Timing closure
Test benches
Leadership

Education

Bachelor’s Degree in STEM
Master’s Degree in STEM
PhD in STEM

Tools

AMD/Xilinx devices

Job description

Northrop Grumman in McClellan, CA is seeking a Staff Digital Engineer to join our Advanced Digital Design team, focusing on FPGA design and verification for software defined radios using VHDL/Verilog. Hands-on experience with AMD/Xilinx 7/Versal devices and EDA tools is preferred.

You will mentor junior engineers, collaborate with Systems Engineering, and ensure timing closure on complex digital architectures; US citizenship and eligibility for a Secret clearance are required.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior FPGA Design Engineer (VHDL) - SDR Systems
Senior FPGA Design Engineer (VHDL) - SDR Systems

0090 CORP-Corporate Office • United States

On-site
USD 198,000 - 292,000
Health Plan
Savings Plan
Paid Time Off
Principal Digital FPGA Engineer (SDR & DSP)
Principal Digital FPGA Engineer (SDR & DSP)

Northrop Grumman • Madison (WI)

On-site
USD 101,000 - 188,000
Health Plan
Savings Plan
Paid Time Off
+3
Senior Principal FPGA Digital Engineer – SDR Systems
Senior Principal FPGA Digital Engineer – SDR Systems

Northrop Grumman • Madison (WI)

On-site
USD 156,000 - 235,000
Staff Engineer Digital
Staff Engineer Digital

Northrop Grumman • Madison (WI)

On-site
USD 198,000 - 292,000
Relocation assistance
Comprehensive benefits
Education assistance
Secret-Cleared FPGA Digital Verification Engineer
Secret-Cleared FPGA Digital Verification Engineer

Northrop Grumman Corp. (AU) • San Diego (CA)

On-site
USD 125,000 - 235,000
Relocation assistance may be available
Health insurance
Staff Engineer Digital
Staff Engineer Digital

0090 CORP-Corporate Office • United States

On-site
USD 198,000 - 292,000
Health Plan
Savings Plan
Paid Time Off
Principal FPGA Digital Engineer — RF/SDR
Principal FPGA Digital Engineer — RF/SDR

Northrop Grumman • San Diego (CA)

On-site
USD 90,000 - 130,000
Health insurance
Paid time off
Potential overtime and bonuses
Senior Principal Digital FPGA Engineer — Secret Clearance
Senior Principal Digital FPGA Engineer — Secret Clearance

Northrop Grumman • Baltimore (MD)

On-site
USD 120,000 - 224,000
Health insurance
Life and disability insurance
Savings plan
+2
Senior FPGA Digital Engineer for Defense Radios
Senior FPGA Digital Engineer for Defense Radios

Northrop Grumman Corp. (AU) • San Diego (CA)

On-site
USD 140,000 - 180,000
Health insurance
Savings plan
Paid time off
Principal FPGA Digital Engineer - Secret Clearance
Principal FPGA Digital Engineer - Secret Clearance

0090 CORP-Corporate Office • United States

On-site
USD 119,600 - 179,400
Health insurance
Paid time off
Discretionary bonus