STA Signoff Flow, Principal AE

Cadence Design Systems; San Jose (CA); On-site; USD 127,000 - 237,000; Full time

Benefits offered by this job

Paid vacation

Paid holidays

401(k) plan with employer match

Employee stock purchase plan

Medical, dental and vision plans

Job summary

Cadence Design Systems in California seeks an experienced timing analyst to lead and execute complex STA campaigns for customer and internal projects. You will work with R&D to optimize tools and flows, while collaborating with customers to ensure stringent timing, ECO, and signoff objectives are met.

Responsibilities include running, validating, and automating timing flows, and delivering technical trainings at Cadence and client sites.

Qualifications

• 8+ years of experience in static timing analysis and leading technical campaigns.
• Ability to perform timing correlation and SPICE analysis across tech nodes.
• Experience working with R&D and customers to enable timing analysis and ECO flows.

Responsibilities

• Perform static timing analysis, glitch, and noise analysis using Tempus Signoff.
• Work on SDC constraints, derates, PBA timing, and distributed/concurrent STA flows.
• Collaborate with R&D and customers to enable timing analysis and ECO flows, including new technologies.
• Lead Tempus timing signoff campaigns for existing and new customers.
• Automate flows using scripting languages (Perl, Tcl, Python).
• Deliver trainings and seminars at Cadence and customer sites.

Skills

Static timing analysis

Technical leadership

Cross-functional collaboration

Tools

Tempus Signoff

Perl

Tcl

Python

Job description

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Responsibilities

• Perform Static timing analysis, glitch, noise analysis using Tempus Signoff tool. Executing and delivering on various aspects of Timing analysis flows, ECO flows, CAD tools and methodologies.
• Work on SDC constraints, advanced OCV/SOCV concepts, derates, PBA timing, Distributed and Concurrent STA flows.
• Work efficiently with R&D and customer to enable various timing analysis & ECO flows including newer advanced technologies.
• Performing timing correlation, tool feature benchmarking, constraints validation, spice analysis on various tech nodes and customer designs.
• Work on In-design timing ECO optimizations solutions with basic knowledge of Place and Route, Clock Tree, RC Extraction and UPF/CPF concepts.
• Execute and lead Tempus timing signoff campaigns at existing and new customers.
• Automation of flows using scripting languages (Perl, Tcl, python).
• Deliver technical trainings and seminars within Cadence and customer sites.

Requirements

• 8+ years of experience in Static timing analysis, Individual should be able to lead and execute technical campaigns at various internal and external customers.
• Perform several timing & correlation benchmarks with Cadence Tempus -Signoff tool.
• Execute and deliver on timing analysis & ECO flows and ensure integrity of delivered solutions.
• Individual should be able to efficiently work with Cadence R&D to enable various tool feature and close tool bug fixes.
• Work on various aspects of physical design including timing analysis, place and route, extraction, spice etc.

Salary

The annual salary range for California is $127,400 to $236,600. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Benefits

• paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

Company Information

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Equal Employment Opportunity Policy

Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law.

If you experience difficulty using this site or to request a reasonable accommodation, please contact [e-mail].