Application Engineer Architect (STA SignOff)

Cadence

San Jose (CA)

On-site

USD 154,000 - 286,000

Full time

2 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Paid vacation & holidays
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plans
And more

Job summary

Cadence in San Jose seeks an senior IC design and signoff leader to drive large-scale engagements and tool adoption across advanced nodes. You will guide teams, align R&D with real customer needs, and push innovative timing closure methodologies.

Ideal candidates have 15+ years in IC design/signoff, deep STA knowledge, and strong scripting skills. Expect executive collaboration, influential communication, and ongoing Cadence leadership representation.

Qualifications

  • 15+ years of experience in IC design implementation and signoff.
  • Deep expertise in digital design fundamentals, advanced node STA & ECOs (3nm and below).
  • Core timing signoff expertise and hierarchical/3DIC design STA.
  • Proven track record leading technical teams and executive-level customer success.
  • Strong scripting skills in Tcl, Python, and Perl.
  • Experience with Cadence tools (Tempus, Certus, QRC).

Responsibilities

  • Lead technical engagements with customers and partners to drive adoption of Cadence signoff portfolio.
  • Collaborate with R&D and Product Engineering to influence tool enhancements.
  • Drive benchmarks, flow optimizations, and deployment of timing signoff and power/timing closure methodologies.
  • Represent Cadence at industry forums and deliver technical talks to position Cadence as a market leader.

Skills

Scripting Tcl/Python/Perl
Leadership
Communication
Customer engagement

Education

BS/MS in Electrical Engineering, Computer Engineering, or related field

Tools

Cadence Tempus
Cadence Certus
QRC

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Key Responsibilities
  • Technical Expertise: Lead technical engagements with customers and partners to drive & adoption of Cadence signoff portfolio. Work closely with design teams to meet customer success metrics, guide adoption of Cadence’s timing signoff & closure and AgenticAI features across advanced nodes (5nm and below).
  • Cross-Functional Collaboration: Partner with R&D and Product Engineering to influence tool enhancements based on real-world customer requirements.
  • Innovation & Enablement: Drive complex benchmarks, flow optimizations, and deployment of cutting-edge methodologies for timing signoff & closure, STA, IR Drop, and power/timing closure.
  • Thought Leadership: Represent Cadence at industry forums, author technical papers, and deliver keynote presentations to position Cadence as a market leader.
Requirements
  • 15+ years of experience in IC design implementation and signoff, with demonstrated success in managing large-scale technical programs.
  • Deep expertise in digital design fundamentals, advanced node STA & ECOs (3nm and below), and EDA tool ecosystems.
  • Core timing signoff expertise, advanced node STA, UPF & constraints debugging, hierarchical & 3DIC design STA and closure solutions
  • Proven track record of leading technical teams and driving customer success at executive levels.
  • Strong proficiency in scripting (Tcl, Python, Perl) and flow customization for design closure.
  • Excellent communication, negotiation, and leadership skills with the ability to influence internal and external stakeholders.
  • Prior experience with Cadence tools (Tempus, Certus, QRC) and competitive solutions highly desirable.
  • BS/MS in Electrical Engineering, Computer Engineering, or related field

The annual salary range for Washington is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Our benefits programs include:

  • paid vacation and paid holidays
  • 401(k) plan with employer match
  • employee stock purchase plan
  • a variety of medical, dental and vision plan options
  • and more.

We’re doing work that matters. Help us solve what others can’t.

We welcome applications from candidates with disabilities and in equity seeking groups. If you have accessibility needs during the application and interview process, we encourage you to make your needs known.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Application Engineer Architect (STA SignOff)
Application Engineer Architect (STA SignOff)

Cadence • Austin (TX)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Application Engineer Architect (STA SignOff)
Application Engineer Architect (STA SignOff)

Cadence • Seattle (WA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) match
Employee stock purchase plan
+1
Application Engineer Architect (STA SignOff)
Application Engineer Architect (STA SignOff)

Cadence Design Systems • Seattle (WA)

On-site
USD 154,000 - 286,000
401(k) with employer match
Employee stock purchase plan
Medical, dental & vision plans
+1
Principal Application Engineer (STA - SignOff)
Principal Application Engineer (STA - SignOff)

Cadence • Austin (TX)

On-site
USD 116,000 - 216,000
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and holidays
+1
STA Signoff Flow, Principal AE
STA Signoff Flow, Principal AE

Cadence Design Systems • San Jose (CA)

On-site
USD 127,000 - 237,000
Paid vacation
Paid holidays
401(k) plan with employer match
+2
Sr. Principal IC Digital Flow AE
Sr. Principal IC Digital Flow AE

Cadence • San Jose (CA)

On-site
USD 148,000 - 276,000
Bonus potential
Equity options
Medical, dental, and vision plans
+2
Physical Design and Signoff, Sr. Principal AE
Physical Design and Signoff, Sr. Principal AE

Cadence Design Systems • San Jose (CA)

On-site
USD 148,000 - 276,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans
Sr. Principal IC Digital Flow AE
Sr. Principal IC Digital Flow AE

Cadence Design Systems • San Jose (CA)

On-site
USD 148,000 - 276,000
paid vacation and paid holidays
401(k) plan with employer match
employee stock purchase plan
+2
IC RTL2GDS Architect, AE
IC RTL2GDS Architect, AE

Cadence Design Systems • San Jose (CA)

On-site
USD 157,500 - 292,500
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and paid holidays
+1
RTL2GDS Lead AE
RTL2GDS Lead AE

Cadence Design Systems • San Jose (CA)

On-site
USD 106,000 - 198,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plan
+1