SRAM Mask Layout Designer

Qualcomm

Austin (TX)

On-site

USD 79,749 - 119,617

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Annual discretionary bonus
Annual RSU grants
Competitive benefits package

Job summary

Qualcomm is seeking an SRAM Mask Layout Designer in Austin, Texas. This role requires designing block or macro-level layouts for high-performance custom memories according to specifications. Candidates should have extensive experience in SRAM layout and knowledge of FinFET processes.

The position offers a competitive salary of $57.89 - $86.83 per hour, along with a robust benefits package, including annual bonuses and RSU grants.

Qualifications

  • 15+ years of experience with high school diploma or equivalent.
  • Direct experience with custom SRAM layout in sub-micron technologies.
  • Knowledge of FinFET processes (5nm or newer).

Responsibilities

  • Design layout for custom memories based on provided schematics.
  • Use industry standard verification tools to validate LVS, DRC.
  • Work independently on memory layout with little supervision.

Skills

Custom SRAM Layout
Cadence Virtuoso
Calibre LVS/DRC
Layout Automation
Device Parasitics Understanding

Education

Bachelor's degree in Electrical Engineering

Tools

Industry-standard design tools

Job description

Company

Qualcomm Technologies, Inc.

Overview

Qualcomm is a company of inventors seeking to revolutionize the CPU market in an age of new possibilities. The High‑performance CPU Team is looking for an SRAM Mask Layout Designer to develop block or macro‑level layouts and floorplans for high‑performance custom memories according to project requirements, specifications, and design schematics.

Responsibilities
  • Design layout for custom memories and other digital circuits based on provided schematics.
  • Read and interpret design rule manuals to create optimal and correct layout.
  • Own the entire layout process from initial floorplanning to memory construction to physical verification.
  • Use industry standard verification tools to validate LVS, DRC, ERC, etc.
  • Interpret the results from the verification suite and perform layout fixes as needed.
  • Provide layout fixes as directed by the circuit design engineers.
  • Work independently and execute memory layout with little supervision.
  • Provide realistic schedule for layout completion.
  • Provide insight into strategic decisions regarding memory layout and area.
Qualifications
  • 15+ years of experience and a high school diploma or equivalent
  • or 12+ years of experience and BS in Electrical Engineering
  • or 10+ years of experience and MS in Electrical Engineering
  • Direct experience with custom SRAM layout
  • Experience in industry‑standard custom design tools and flows
  • Knowledge of leading‑edge FinFET processes (5nm or newer)
  • Experience in layout design of library cells, datapaths, memories in deep sub‑micron technologies
  • Knowledge of all aspects of layout floorplanning and hierarchical assembly
  • Knowledge of Cadence Virtuoso and Calibre LVS/DRC
Preferred Qualifications
  • Good understanding of device parasitics and reliability considerations during layout.
  • Good understanding of critical circuits and layout styles.
  • Ability to write Skill code for layout automation.
  • Knowledge of improving EMIR in layout.
  • Good communication skills to work with different teams to accurately describe issues and follow them through for completion.
Minimum Qualifications
  • Bachelor's degree in Electrical Engineering, Computer Science, Mathematics, Electronic Engineering, or related field and 6+ years of experience designing custom layouts in relevant domain.
  • or Associate's degree in Computer Science, Mathematics, Electrical Engineering or related field and 8+ years of experience designing custom layouts in relevant domain.
  • or High School diploma or equivalent and 10+ years of experience designing custom layouts in relevant domain.
Equal Opportunity & Disability Accommodation

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. We will provide reasonable accommodations to support individuals with disabilities. Qualcomm is also committed to making our workplace accessible for individuals with disabilities.

Pay Range & Benefits

$57.89 - $86.83 per hour. In addition to a competitive annual discretionary bonus program and opportunity for annual RSU grants, Qualcomm offers a highly competitive benefits package designed to support success at work, at home, and at play.

Contact

For more information about this role, please contact Qualcomm Careers.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU SRAM Design Engineer - Sr Staff / Principal
CPU SRAM Design Engineer - Sr Staff / Principal

Qualcomm • Austin (TX)

On-site
USD 179,000 - 269,000
Competitive annual discretionary bonus
RSU grants
Comprehensive benefits package
CPU SRAM Design Engineer
CPU SRAM Design Engineer

Qualcomm • Austin (TX)

On-site
USD 122,000 - 184,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package
Memory Designer
Memory Designer

Qualcomm • San Diego (CA)

On-site
USD 164,000 - 246,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package
Senior SRAM Mask Layout Engineer - 5nm Memory Architect
Senior SRAM Mask Layout Engineer - 5nm Memory Architect

Qualcomm • Austin (TX)

On-site
USD 79,749 - 119,617
Annual discretionary bonus
Annual RSU grants
Competitive benefits package
3D Memory Chip Architect and Design, Principal Engineer San Diego, California, United States of America ASICS Engineering Posted a day ago
3D Memory Chip Architect and Design, Principal Engineer San Diego, California, United States of America ASICS Engineering Posted a day ago

Qualcomm • San Diego (CA)

Hybrid
USD 192,000 - 288,000
3D Memory Chip Architect and Design, Principal Engineer
3D Memory Chip Architect and Design, Principal Engineer

Qualcomm • San Diego (CA)

On-site
USD 192,000 - 288,000
Competitive benefits package
Annual discretionary bonus
RSU grants
Design Verification Engineer — Memory Subsystem
Design Verification Engineer — Memory Subsystem

Qualcomm • Santa Clara (CA)

On-site
USD 153,000 - 230,000
Hardware / Lab Technician - Layout Design Engineer(739-1)
Hardware / Lab Technician - Layout Design Engineer(739-1)

MetAntz • Santa Clara (CA)

On-site
USD 180,000 - 280,000
Design Verification Engineer — Memory Subsystem
Design Verification Engineer — Memory Subsystem

Socket.dev • Santa Clara (CA)

On-site
USD 153,000 - 230,000
Senior SRAM Design Engineer for High-Performance CPU
Senior SRAM Design Engineer for High-Performance CPU

Qualcomm • Austin (TX)

On-site
USD 179,000 - 269,000
Competitive annual discretionary bonus
RSU grants
Comprehensive benefits package