Sr Solutions Engineer-FPGA/PCIe

AMD

San Jose (CA)

On-site

USD 140,000 - 210,000

Full time

4 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

AMD is seeking a performant hardware/firmware engineer in San Jose to architect and implement cutting-edge ASIC/FPGA acceleration solutions. You will design high‑speed RTL, validate complex interfaces, and collaborate across global teams.

The role involves system-level integration, pre/post-silicon verification, and hands-on work with Vivado and UVM in a fast-paced environment. A strong background in digital design and compute acceleration is required.

Qualifications

  • Experience in ASIC/FPGA design and verification.
  • Strong knowledge of SystemVerilog/Verilog and timing closure.
  • Familiarity with PCIe, CXL, DDR5/6 protocols.

Responsibilities

  • Participate in all phases of product development from architecture to validation.
  • Collaborate with hardware, firmware, and software teams to implement features.
  • Develop high-performance hardware acceleration and embedded software controllers.

Skills

ASIC/FPGA design
SystemVerilog/Verilog
PCIe/CXL/DDR5/6
Python scripting
Documentation

Education

Bachelors or Masters in Computer Engineering or Electrical Engineering

Tools

Xilinx Vivado
UVM-based verification

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believetechnology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMDis shapingthefuture.

Whetheryou’redesigning next-gen processors, enabling AI breakthroughs, orbringing leading edge products to market, every role at AMD contributes to something bigger— technologythat moves the world forward.Join us and, together, we’ll advance your career.

THE ROLE:

Join our team to architect and develop cutting-edge hardware/software co-design solutions for ASIC/FPGA-based acceleration across a wide range of applications—such as networking, storage, automotive, aerospace, and emerging AI/ML workloads. You will design high-performance hardware acceleration engines and embedded software that orchestrates them, enabling next-generation compute platforms.

THE PERSON:

You are passionate about modern processor architecture, digital design, and system-levelvalidation. You thrive in collaborative environments, communicate effectively across global teams, and bring strong analytical and problem-solving skills. You are eager to learn and tackle complex technical challenges.

KEY RESPONSIBILITIES
  • Participate in technical role in all phases of the product development cycle from new product exploration, architecture through implementation, prototyping, validation, productization and support including but not limited to architecture, design, and documentation for Ips
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to bedeveloped
  • RTL Development: Design, verify, and validate high-performance logic using System Verilog/Verilog. You will focus on the data and control path, implementing deigns for PCIe (Gen 6/7), CXL, UAL, Ethernet, and DDR5/6.
  • System Level Integration:Utilize thestandard ASIC flows , AMD (Xilinx) Vivado ecosystems to integrate custom IP with other subsystems
  • Pre-Si Verification:Perform pre-silicon verification and emulation to ensure functional correctness and performance
  • Post-Si Validation: Lead the "Bring-up" process in the lab. Perform post-silicon validation, debugging complex interactions between the embedded software and hardware fabric
PREFERRED EXPERIENCE:
  • Hands-on experience with ASIC/FPGAs
  • RTL Expertise: Expert inSystemVerilog/Verilog, synchronous design, and timing closure for high-speed logic
  • Protocols: Knowledge of PCIe, AXI, DDR, and Ethernet. Familiarity with CXL or UAL is highly desirable
  • Verification: Familiarity with UVM-based verification frameworks and emulation platforms (Palladium, Protium, Zebu)
  • Validation: Experience in hardware debugging
  • Tools:Proficiencyin Python,Tcl,Makefiles, and Shell scripting for automation
ACADEMIC CREDENTIALS:
  • Bachelors orMastersdegree in computer engineering/Electrical Engineering
LOCATION:

San Jose CA

This role is not eligible for visa sponsorship.
#LI-RL1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr Solutions Engineer-FPGA/PCIe
Sr Solutions Engineer-FPGA/PCIe

Advanced Micro Devices • San Jose (CA)

On-site
USD 150,000 - 230,000
Solution Validation Engineer-FPGA/SoC
Solution Validation Engineer-FPGA/SoC

Advanced Micro Devices • San Jose (CA)

On-site
USD 140,000 - 230,000
Solution Validation Engineer--FPGA/SoC
Solution Validation Engineer--FPGA/SoC

Advanced Micro Devices • San Jose (CA)

On-site
USD 120,000 - 180,000
AMD Benefits
Solution Validation Engineer-FPGA/SoC
Solution Validation Engineer-FPGA/SoC

AMD • San Jose (CA)

On-site
USD 190,000 - 260,000
Sr. Staff ASIC Design Engineer
Sr. Staff ASIC Design Engineer

AMD • San Jose (CA)

Hybrid
USD 140,000 - 190,000
Benefits at a glance
Solution Validation Engineer--FPGA/SoC
Solution Validation Engineer--FPGA/SoC

AMD • San Jose (CA)

On-site
USD 180,000 - 260,000
Benefits
RTL Design & Integration Engineer
RTL Design & Integration Engineer

Advanced Micro Devices • San Jose (CA), Northern (KY)

Hybrid
USD 130,000 - 170,000
Senior ASIC Verification Engineer (PCIe/CXL)
Senior ASIC Verification Engineer (PCIe/CXL)

Advanced Micro Devices • San Jose (CA), Northern (KY)

Hybrid
USD 140,000 - 210,000
PCIe, CXL and Highspeed IO Validation Engineer
PCIe, CXL and Highspeed IO Validation Engineer

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 140,000 - 190,000
Sr. Staff Silicon Development Engineer
Sr. Staff Silicon Development Engineer

Socket.dev • San Jose (CA)

Hybrid
USD 120,000 - 180,000