Sr Principal Application Engineer

Cadence Design Systems, Inc.

San Jose (CA)

On-site

USD 148,000 - 276,000

Full time

3 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Paid vacation and paid holidays
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plans

Job summary

Cadence Design Systems, Inc. is seeking an experienced backend digital design specialist to work with customers on RTL to GDSII flows, including synthesis, place and route, and signoff. You will lead campaigns, drive PPA improvements, and collaborate with R&D to enhance tool flows.

The role requires a strong background in digital design, timing analysis, and scripting for process automation, with extensive experience in backend EDA tools.

Qualifications

  • MS degree in Computer Science/Engineering, Electrical Engineering, or related field.
  • 10+ years of industry experience.
  • Strong knowledge in Digital Design Fundamentals, Semiconductor fundamentals, and Static Timing Analysis.
  • Experience with IC digital implementation flows and backend EDA tools (Synthesis, Place and Route, IR Drop, timing and power closure, RTL to GDSII).
  • Scripting in Perl/Tcl/Python to automate processes.

Responsibilities

  • Hands-on work with Cadence customers in Backend Digital Design Implementation and Signoff (Synthesis, Place and Route, Design Closure, timing/power signoff, RTL to GDSII).
  • Lead technical campaigns and strategies in RTL to GDSII digital implementation.
  • Improve flows using Tcl or other programming skills to meet objectives.

Skills

RTL to GDSII
Scripting: Perl/Tcl/Python
Digital design fundamentals
Power/Performance/Area

Education

MS degree in Computer Science/Engineering or related field

Tools

Cadence Genus/Innovus/Conformal/Tempus/Modus/Voltus

Job description

SAN JOSE

Full time

R57124

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Description

Key Responsibilities

Hands-on work with Cadence customers in the areas of Backend Digital Design Implementation and Signoff including Synthesis, Place and Route, Design Closure, and timing/power signoff, RTL to GDSII.

Lead technical campaigns and strategies in the RTL to GDSII digital implementation space.

Aggressively push Power, Performance, and Area (PPA)

Deliver technical presentations and lead discussions internally and with customers.

Work closely with R&D to enhance the tools and methodologies to meet and exceed customer’s requirements with high quality.

Support execution on critical customer flagship product tape outs.

Amend and augment the flow as needed using Tcl and/or other programming skills to meet objectives and improve results/flows.

Job Requirements

Minimum

MS degree Computer Science/Engineering, Electrical, Engineering, or related field, plus 10+ years industry experience.

Strong knowledge in Digital Design Fundamentals, Semiconductor fundamentals, and Static Timing Analysis is required.

Prior experience with IC digital implementation flows and backend EDA tools including Synthesis, Place and Route, IR Drop, backend design timing and power closure, RTL to GDSII.

Experience in scripting in Perl/Tcl/Python to automate and implement process improvement is a must.

Floor planning and power planning for System-on-Chip (SoC) designs with low power

MS degree Computer Science/Engineering, Electrical, Engineering, or related field, plus 10+ years industry experience.

Prior experience with IC digital implementation flows and front-end EDA tools including Synthesis, DFT, and Logical Equivalence Checking

Good hands-on experience of Floorplanning, Place and Route, Timing analysis and Sign-off, preferable with CDNS tools suite

Advanced clock tree synthesis techniques including SoC Clock Distribution, Clock Mesh, H-Tree

Multiple design closure including Timing, DRC, LVS, and EMIR preferred.

Experience with advanced technology nodes including Sub 5nm and below.

Develop, debug, and optimize various aspects of design flows for SoC’s to achieve best Power, Performance and Area (PPA)

Strong customer-facing communication and problem-solving skills

Strong personal drive for continuous learning and expanding professional skillsets.

Strong verbal, written, and customer communication skills.

Prior experience with Cadence tools such as Genus, Innovus, Conformal, Tempus, Modus, and/or Voltus is highly desired.

The annual salary range for California is $148,400 to $275,600. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl_jobs)

Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization.

  • Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-opportunity-policy.pdf)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.

Privacy Policy:

Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .

E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Application Engineer
Principal Application Engineer

CADENCE US • San Jose (CA)

On-site
USD 127,000 - 237,000
Bonus program
Equity
Comprehensive benefits
RTL2GDS Lead AE
RTL2GDS Lead AE

Cadence Design Systems • San Jose (CA)

On-site
USD 106,000 - 198,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plan
+1
Sr. Principal IC Digital Flow AE
Sr. Principal IC Digital Flow AE

Cadence Design Systems • San Jose (CA)

On-site
USD 148,000 - 276,000
paid vacation and paid holidays
401(k) plan with employer match
employee stock purchase plan
+2
Physical Design and Signoff, Sr. Principal AE
Physical Design and Signoff, Sr. Principal AE

Cadence Design Systems • San Jose (CA)

On-site
USD 148,000 - 276,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans
RTL2GDS AE Architect
RTL2GDS AE Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 162,000 - 302,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
IC Implementation, Sr Principal AE
IC Implementation, Sr Principal AE

Cadence Design Systems • San Jose (CA)

On-site
USD 148,000 - 276,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Principal EDA Software Engineer (C++, Characterization)
Principal EDA Software Engineer (C++, Characterization)

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 137,000 - 254,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
STA Application Engineer
STA Application Engineer

Cadence Design Systems, Inc. • Austin (TX)

On-site
USD 106,000 - 198,000
401(k) match
Stock purchase plan
Medical/dental/vision benefits
RTL2GDS, Product Engineering Architect
RTL2GDS, Product Engineering Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 179,000 - 332,000
Bonus & Equity
Medical / Dental / Vision
Paid time off
Principal Software Engineer
Principal Software Engineer

Cadence Design Systems • New Jersey

On-site
USD 118,000 - 218,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+2