Sr. Design Verification Engineer (Coherent Interconnect)

Samsung Electronics America; San Jose (CA); Hybrid; USD 174,000 - 306,000; Full time

Job summary

An established industry player is seeking a Sr. Design Verification Engineer to join their dynamic team in California. This role involves hands-on project execution and the opportunity to contribute to the functional verification of advanced semiconductor technologies. You will architect testbenches, propose best practices, and collaborate with cross-functional teams to ensure the highest quality of design verification. The position offers a hybrid work model, allowing flexibility while fostering collaboration. Join a team that thrives on innovation and excellence, where your expertise will help shape the future of high-performance computing devices.

Benefits

Medical Insurance

Dental Insurance

Vision Insurance

401(k)

Free Onsite Lunch

Tuition Assistance

Paid Time Off

Student Loan Program

Wellness Incentives

MBO Bonus Compensation

Qualifications

• 15+ years of experience in design verification with a relevant degree.
• Proficient in System Verilog and UVM with hands-on coding skills.

Responsibilities

• Architect and build reusable testbenches from scratch.
• Collaborate with designers to verify design features and resolve issues.

Skills

Design Verification

System Verilog

UVM

ARM protocols (CHI, AXI, ACElite, APB)

Git version control

Unix/Perl scripting

Communication Skills

Education

Bachelor’s degree in Computer Science/Computer Engineering

Master’s degree

PhD

Tools

Git

Unix

Perl

Job description

Position Summary

Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices (mobile, automotive, and other custom market segments) consumed by millions of people around the world. Come build with us!

Role and Responsibilities

As a Sr. Design Verification Engineer you will contribute to the functional verification of System IP including coherent interconnect, caches, and dynamic memory controllers. This is an individual contributor role involved in hands-on project execution. A strong background in Design Verification, TB architect skills, methodologies and hands-on experience with both block-level and top-level is required to be successful in this role.

• You architect and build re-usable testbenches right from scratch
• You identify shortcomings of existing verification flows and propose new solutions
• You propose and drive best practices and methodologies that can improve productivity
• You own key features and timely execution of tasks as per milestones
• You create test plans as per spec, challenge spec and testplan/code reviews
• You work with designers to resolve any spec issues
• You create verification environments, stimulus, and tests
• You collaborate with designers to verify the correctness of a design feature and resolve fails
• You develop assertions, checkers, covergroups, and Systemverilog constraints
• You debug and root cause functional fails from regressions
• You analyze code and functional coverage results and perform gap analysis
• You identify coverage exclusions and improve stimulus
• You work with SoC team to debug functional fails during IP bringup and feature execution
• You collaborate with Physical design teams, running and debugging gate-level simulations
• You work with Performance verification teams to help with co-sim TB bringup
• You bringup power-aware verification with UPF
• You help with Silicon bringup and root causing fails

Skills and Qualifications

• 15+ years of experience with a Bachelor’s degree in Computer Science/Computer Engineering/relevant technical field, or 13+ years of experience with a Master’s degree, or 11+ years of experience with a PhD
• 15+ years industry experience in a design verification role
• Must have experience with Coherent Interconnect; Combined experience with LPDDR memory controllers is a plus
• Proficient with ARM protocols – CHI, AXI, ACElite, APB
• Expert hands-on coding skills in System Verilog, UVM
• Experience with Git version control, Unix/Perl scripting
• Good written and verbal communication skills
• Formal verification skills will be a plus

Our Team

Our System IP team develops proprietary coherent interconnect and memory controller deployed in many high-volume products. Our team plays a key role in influencing the product roadmap for a market-leading system IP solutions. We focus on delivering system modeling capability based on optimization and use-case-driven analysis (gaming, computational photography) that enables a world-class memory subsystem.

With architecture scalability at the frontier of our design focus, our performance- and power-optimized IP solution gets integrated into complex semiconductor products, aiming to reach multiple market segments.

Being part of a new team of talented individuals with vastly diverse backgrounds and skill sets at a well-established global company means you have limitless room to explore, innovate, and expand role responsibilities to build technical expertise. With a big charter ahead, we get to do challenging work and solve unique problems in a highly collaborative and supportive environment. You will always be learning while helping us shape the team’s culture.

Mandatory Hybrid Work Requirement:

Must be able to work in the office 3 days per week, with flexibility to work remotely on the remaining days. Employees are expected to adhere to the hybrid work schedule as part of our team's collaboration and in-office culture.

Total Rewards

At Samsung – SARC/ACL, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $174,557 and $305,414. Your actual base pay will depend on variables that may include your education, skills, qualifications, experience, and work location. This is an exempt position, which is not eligible for overtime pay under the Fair Labor Standards Act (FLSA).

Samsung employees have access to benefits including: medical, dental, vision, life insurance, 401(k), free onsite lunch, employee purchase program, tuition assistance (after 6 months), paid time off, student loan program, wellness incentives, and many more. In addition, regular full-time employees (salaried or hourly) are eligible for MBO bonus compensation, based on company, division, and individual performance.

Additionally, this role might be eligible to participate in long term incentive plan and relocation.

U.S. Export Control

This position requires the ability to access information subject to U.S. export control restrictions. Applicants must have the ability to access export-controlled information or be eligible to receive a government authorization to access export-controlled information.

Trade Secrets

By submitting an application, you [applicant] agree[s] not to disclose to Samsung, or induce Samsung to use, any confidential or proprietary information (including trade secrets) belonging to any current or previous employer or other person or entity.