SoC UPF Methodology Engineer

Apple, Inc.

Austin (TX)

On-site

USD 120,000 - 160,000

Full time

8 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Apple, Inc. invites a Power UPF Engineer to advance the Unified Power Format for next‑gen mobile SOCs. You will enhance UPF methodologies, specify power intent, and verify implementations across frontend and place‑and‑route stages.

Collaboration with design and verification teams is essential to resolve UPF workflow challenges. Ideal candidates bring UPF implementation and verification experience, Python and Tcl scripting skills, and familiarity with multi‑voltage verification tools.

Qualifications

  • A minimum of a bachelor's degree in a relevant field and at least 3 years of related industry experience.

Responsibilities

  • Enhancing power intent coverage via static and dynamic verification techniques.
  • Developing UPF solutions to align with project requirements.
  • Overseeing UPF deployment and sign‑off for FE and P&R stages.
  • Conducting thorough power intent assessments on custom circuitry.
  • Partnering with design and verification teams to troubleshoot UPF workflows.
  • Integrating AI/ML technologies to optimize UPF processes.

Skills

UPF expertise
Python scripting
Tcl scripting
AI/ML in design
Team collaboration

Education

Bachelor's degree in a relevant field

Tools

VSILP/VCLP
CLP

Job description

Are you passionate about crafting solutions to intricate challenges? Join the Low Power groupat Silicon Technologies and contribute to the development of cutting‑edge technology and capabilities for low‑power chip design. Your work will fuel Apple’s next‑generation chips!You’ll play a crucial role in exploring AI/ML to design the workflow for the next generation ofUPF. Additionally, you’ll refine our existing UPF framework and ensure its seamless integrationand rigorous verification across our mobile products.You will be part of an exciting silicon design group that is responsible for designing state‑of‑the‑art ASICs.We have an extraordinary opportunity for Power UPF Engineers, who will drive transistor level power ERC sign‑off and power intent-UPF implementation & verification on mobile SOCs.

Description

In this role, your main objective will be to enhance our Unified Power Format (UPF) methodologies, refining power intent specification, execution, and validation to support state‑of‑the‑art mobile SOCs.

Key responsibilities encompass:

  • Enhancing power intent coverage via advanced static and dynamic verification techniques.
  • Developing tailored UPF solutions to align with unique project requirements.
  • Overseeing UPF deployment and sign‑off for frontend (FE) and place‑and‑route (P&R) stages.
  • Conducting thorough power intent assessments on custom circuitry.
  • Partnering with design and verification teams to troubleshoot and fix UPF‑related workflow challenges.
  • Integrating AI/ML technologies to optimize UPF processes and methodologies.
Minimum Qualifications
  • A minimum of a bachelor's degree in relevant field and a minimum of 3 years of relevant industry experience
Preferred Qualifications
  • Expertise in UPF implementation and verification.
  • Proficiency in scripting with languages like Python and Tcl.
  • Understanding of CMOS power design principles.
  • Experience applying AI/ML to coding and workflow optimization.
  • Knowledge of multi‑voltage static verification tools (e.g., VSILP/VCLP, CLP).
  • Familiarity with the complete RTL‑to‑GDSII design flow.
  • Strong communication abilities for effective collaboration across multidisciplinary teams.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SoC UPF Methodology Engineer
SoC UPF Methodology Engineer

Apple Inc. • Austin (TX)

On-site
USD 100,000 - 130,000
SoC UPF Methodology Engineer
SoC UPF Methodology Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 110,000 - 140,000
SoC UPF Methodology Engineer
SoC UPF Methodology Engineer

Apple, Inc. • Beaverton (OR)

On-site
USD 140,000 - 210,000
SoC UPF Methodology Engineer
SoC UPF Methodology Engineer

Apple, Inc. • San Diego (CA)

On-site
USD 142,000 - 263,000
Medical and dental coverage
Retirement benefits
Discounted products and services
+3
SoC UPF Methodology Engineer
SoC UPF Methodology Engineer

Apple, Inc. • Cupertino (CA)

On-site
USD 150,000 - 278,000
Comprehensive medical coverage
Retirement benefits
Employee stock programs
SoC UPF Methodology Engineer
SoC UPF Methodology Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 147,400 - 272,100
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
+2
SoC UPF Methodology Engineer — AI-Driven Power
SoC UPF Methodology Engineer — AI-Driven Power

Apple, Inc. • San Diego (CA)

On-site
USD 142,000 - 263,000
Medical and dental coverage
Retirement benefits
Discounted products and services
+3
SoC Power Flow Methodology Engineer
SoC Power Flow Methodology Engineer

Apple, Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
SoC Power Flow Methodology Engineer
SoC Power Flow Methodology Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 170,000
SoC Power Validation Engineer
SoC Power Validation Engineer

Apple, Inc. • Cupertino (CA)

On-site
USD 150,000 - 278,000
Discretionary bonuses
Relocation assistance
Apple stock programs
+1