SoC Power Lead - Memory Subsystem Architect

Google

Mountain View (CA)

On-site

USD 192,000 - 278,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Google in Mountain View, CA is seeking a Senior hardware power/SoC architect to define power requirements for Tensor mobile SoCs, focusing on the memory subsystem to achieve Power-Performance-Area goals. You will lead cross‑functional teams to drive KPIs and optimize power throughout the design process.

Individual pay is determined by job-related skills, experience, and relevant education or training, with a strong emphasis on delivering high performance, efficiency, and integration for Google's

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 10 years of experience with memory subsystem architectures, including for mobile SoCs.
  • Experience in power management or low power design/methodology, as well as with low power architecture and power optimization techniques.
  • Experience with full product delivery cycle (e.g., definition, architecture, design and implementation, testing, productization).

Responsibilities

  • Lead the definition of power requirements for Tensor mobile System-on-Chips (SoCs) to achieve Power-Performance-Area (PPA) with a primary focus on the memory subsystem (memory controller, DDRPHY, DRAM).
  • Own and drive cross-functional teams to deliver on power Key Performance Indicators (KPIs) for the memory subsystem and other major SoC IPs.
  • Propose and drive power optimizations for the memory subsystem throughout the design process from concept to mass productization.
  • Drive power-performance trade-off analysis for engineering reviews and product roadmap decisions.
  • Represent status of SoC power to the executive leadership team.

Skills

Memory subsystems
Power management
SoC architecture
Leadership
Cross-functional collaboration

Education

Bachelor's degree or equivalent
Master's degree or PhD preferred

Job description

Google in Mountain View, CA is seeking a Senior hardware power/SoC architect to define power requirements for Tensor mobile SoCs, focusing on the memory subsystem to achieve Power-Performance-Area goals. You will lead cross‑functional teams to drive KPIs and optimize power throughout the design process.

Individual pay is determined by job-related skills, experience, and relevant education or training, with a strong emphasis on delivering high performance, efficiency, and integration for Google's

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SoC Power Lead: Memory Subsystem & PPA Architect
SoC Power Lead: Memory Subsystem & PPA Architect

Google • San Diego (CA)

On-site
USD 192,000 - 278,000
SoC Power Lead, Memory Subsystem
SoC Power Lead, Memory Subsystem

Google • Mountain View (CA)

On-site
USD 192,000 - 278,000
SoC Power Lead, Memory Subsystem
SoC Power Lead, Memory Subsystem

Google • San Diego (CA)

On-site
USD 192,000 - 278,000
SoC Power Architect, Devices and Services, Silicon
SoC Power Architect, Devices and Services, Silicon

Google • San Diego (CA)

On-site
USD 183,000 - 271,000
Bonus
Equity
Benefits
SoC Memory Architect: Power, Performance, Subsystems
SoC Memory Architect: Power, Performance, Subsystems

Samsung Semiconductor • San Jose (CA)

On-site
USD 151,000 - 251,800
Medical, dental, vision insurance
401(k) plan
Tuition assistance
+2
Senior Silicon Systems Architect (SoC)
Senior Silicon Systems Architect (SoC)

Google LLC • Mountain View (CA)

On-site
USD 192,000 - 278,000
SoC Limits Management Lead — Power & Performance
SoC Limits Management Lead — Power & Performance

Google • San Diego (CA)

On-site
USD 240,000 - 333,000
SoC Limits Lead — Power & Performance Architect
SoC Limits Lead — Power & Performance Architect

Google LLC • Mountain View (CA), San Diego (CA)

On-site
USD 240,000 - 333,000
ASIC Power Architect: DVFS, Silicon Modeling & Prototyping
ASIC Power Architect: DVFS, Silicon Modeling & Prototyping

Anysilicon • Mountain View (CA)

Hybrid
USD 180,000 - 240,000
ASIC Power Management Architect
ASIC Power Management Architect

Anysilicon • Mountain View (CA)

On-site
USD 180,000 - 240,000