SoC Physical Design Verification Engineer

Apple, Inc.

Jackson (TN)

On-site

USD 150,000 - 278,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Apple, Inc. is seeking a highly capable physical verification engineer to join the Silicon Technologies group.

In this role you will perform LVS, DRC, design-for-manufacturing and design-for-yield checks at the chip and block level, collaborating with the CAD/Technology teams to drive signoff closure for tapeout. You will lead schedules and coordinate cross‑functional efforts, work on padring, bump, and RDL design, and partner with the package and floorplan teams.

Qualifications

  • BS and 3+ years of relevant industry experience.
  • Experience with physical verification flows (DRC/LVS, ANT/HVDRC) and full-chip integration.
  • Knowledge of ASIC physical design and verification checks.
  • Scripting skills (Perl/Python/Tcl) to debug and automate checks.
  • Experience with industry standard tools for physical verification.

Responsibilities

  • Perform LVS, DRC, and design-for-manufacturing/design-for-yield checks at chip and block level.
  • Collaborate with CAD/Technology teams for flow bring up and validation; drive signoff closure for tapeout.
  • Lead schedules and support cross-functional engineering efforts.
  • Work on padring, bump, RDL design, and coordinate with package and floorplan teams.

Education

BS in Electrical Engineering or related field

Tools

Mentor Calibre
Synopsys ICV

Job description

At Apple, we work every single day to craft products that enrich people's lives! Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining our group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, we will enable our customers to do all the things they love with their devices! In this highly visible role, you will be a part of a critical team responsible for physical verification of an SOC.

Description
  • As a member of our physical design team, you will perform various types of physical verification checks (such as LVS, DRC, design-for-manufacturing & design-for-yield, and lithography) at the chip and block level.
  • You will collaborate with the CAD/Technology teams for flow bring up and validation. We work directly with the implementation team during the entire chip design cycle to drive signoff closure for tapeout.
  • You will lead schedules and support cross-functional engineering efforts.
  • You will work on padring, bump, RDL design, and working with the package and floorplan teams.
Preferred Qualifications
  • Experienced with physical verification flows such as DRC/LVS/ANT/HVDRC signoff flows and full-chip integration methodology
  • Experience with ESD and macro placement design guidelines, digital and analog mixed signal back-end verification checks and methodology
  • Knowledge of all aspects of ASIC physical design and physical verification checks
  • Scripting skills perl/python/tcl to debug flow related issues and automate checks
  • Experienced in industry standard tools used for physical verification such as Mentor Calibre, Synopsys ICV, etc.
  • Tapeout experience with a track record of successful signoff
  • Layout design experience is a plus
Minimum Qualifications
  • BS and 3+ years of relevant industry experience.
Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $150,400 and $277,600, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition.

Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior SoC Physical Design & Verification Engineer
Senior SoC Physical Design & Verification Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
SoC Full Chip DV Engineer
SoC Full Chip DV Engineer

Apple, Inc. • Jackson (TN)

On-site
USD 150,000 - 278,000
Medical & dental coverage
Retirement benefits
Discounted products and services
+1
GPU Physical Verification Design Engineer
GPU Physical Verification Design Engineer

Apple, Inc. • Jackson (TN)

On-site
USD 185,000 - 325,000
SoC Design Verification Engineer
SoC Design Verification Engineer

Apple, Inc. • Austin (TX)

On-site
USD 147,400 - 272,100
Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchase plan
+1
SoC Physical Design Engineer, Top Level
SoC Physical Design Engineer, Top Level

Apple, Inc. • Seattle (WA)

On-site
USD 175,000 - 309,000
Medical coverage
Dental coverage
Stock programs
+1
SoC Physical Design Methodology Engineer
SoC Physical Design Methodology Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
Senior Physical Design Lead — Custom Silicon
Senior Physical Design Lead — Custom Silicon

Apple Inc. • San Diego (CA)

Hybrid
USD 167,000 - 296,000
Physical Design Methodology CAD Engineer
Physical Design Methodology CAD Engineer

Apple, Inc. • San Diego (CA)

On-site
USD 123,000 - 185,000
Physical Design Engineer
Physical Design Engineer

Apple, Inc. • Cupertino (CA)

On-site
USD 126,800 - 190,900
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
+1
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple, Inc. • San Diego (CA)

On-site
USD 123,000 - 185,000