SoC Physical Design Engineer, PnR

Lensa; Watertown (MA); On-site; USD 61,000 - 90,000; Full time

Job summary

Apple seeks a Physical Design Engineer in Watertown, MA, to lead the physical implementation for complex SoC designs. Candidates will collaborate with various teams, ensuring the delivery of high-quality designs while enhancing their skills and contributing to exciting projects at a renowned company.

Qualifications

• Minimum BS Degree required.
• Basic understanding of logic gates needed.
• Previous internship/co-op or project work in related fields preferred.

Responsibilities

• Responsible for physical implementation from netlist to tapeout.
• Collaborate with teams across architecture, CAD, timing, and logic.
• Resolve design and flow issues related to physical design.

Skills

Teamwork

Understanding of logic gates

Collaboration

Education

BS Degree

Tools

Verilog

VHDL

Python

Perl

TCL

SPICE

Job description

4 days ago Be among the first 25 applicants

Lensa is the leading career site for job seekers at every stage of their career. Our client, Apple, is seeking professionals in Watertown, MA. Apply via Lensa today!

SoC Physical Design Engineer, PnR

Waltham, Massachusetts, United States

Hardware

Summary

Posted: Apr 11, 2025

Role Number: 200599509

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hardworking people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product!

In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SOC applying innovative process technology.

Description

In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus). Responsibilities would include:

• Working with the logic design team to understand partition architecture and drive physical aspects early in the design cycle.
• Completing netlist to GDS2 implementation for partition(s) meeting schedule and design goals.
• Timing, physical and electrical verification, and driving the signoff closure for the partitions.
• Resolve and improve design and flow issues related to physical design, identify potential solutions, and drive execution.
  
  

Minimum Qualifications

• Minimum BS Degree.
• Basic understanding of logic gates.
  
  

Preferred Qualifications

• Previous internship/co-op, project work or relevant coursework in computer architecture, VLSI, design, logic design, or circuit design.
• Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields.
• Experience with Verilog, VHDL, Python, Perl, TCL and/or SPICE.
  
  

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088_EEOC_KnowYourRights6.12ScreenRdr.pdf) .

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088_EEOC_KnowYourRights6.12ScreenRdr.pdf) .

Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation.

Apple participates in the E-Verify program in certain locations as required by law.Learn more about the E-Verify program (https://www.apple.com/jobs/pdf/EverifyPosterEnglish.pdf) .

Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. Reasonable Accommodation and Drug Free Workplace policy Learn more .

Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy Learn more .

Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.

It is unlawful in Massachusetts to require or administer a lie detector test as a condition of employment or continued employment. An employer who violates this law shall be subject to criminal penalties and civil liability.

Seniority level

• Seniority level

  Entry level

Employment type

• Employment type

  Full-time

Job function

• Job function

  Engineering and Information Technology

• Industries

  IT Services and IT Consulting

Referrals increase your chances of interviewing at Lensa by 2x

Sign in to set job alerts for “Physical Design Engineer” roles.

VLSI Physical Design Engineer - New College Grad 2025

VLSI Physical Design Integration Engineer - New College Grad 2025

Entry-Level Airfield Electrical Engineer (Airfield Design)

Boston, MA $61,800.00-$90,000.00 2 weeks ago

Senior VLSI Physical Design Integration Engineer

Senior Engineer - Silicon Physical Design (Italy based)

Integrated Circuit (IC) Layout and Mask Design Engineer

Senior Engineer - Silicon Physical Design (Italy based)

Substation Physical / P&C Engineer (23360)

Boston, MA $129,400.00-$179,000.00 1 day ago

Senior Engineer, Si Photonics IC Integration and Design Engineer

Wilmington, MA $108,800.00-$149,600.00 2 days ago

Boxborough, MA $171,200.00-$256,800.00 2 weeks ago

Boxborough, MA $192,480.00-$288,720.00 1 week ago

Design Quality Engineer -Walpole, MA, 02032

Boxborough, MA $139,360.00-$209,040.00 14 hours ago

Telecommunications & Security Design Engineer - Boston

Cell Design Engineer – All Solid State Battery

Franklin, MA $74,880.00-$84,000.00 2 weeks ago

Boston, MA $130,000.00-$160,000.00 5 hours ago

Design Engineer, Coherent High Speed Interconnect - New College Grad 2025

Engineer-in-Training/Designer – Roadway Design

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.