SoC Design Verification Engineer

Inspire Semiconductor, Inc.

Austin (TX)

On-site

USD 140,000 - 160,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

A leading semiconductor company in Austin, Texas, is seeking a SoC Design Verification Engineer. You will develop verification plans, create testbenches, and ensure high-quality designs. Candidates should have 5+ years of experience in ASIC/SoC design verification and strong skills in SystemVerilog and UVM. This full-time position offers a salary range of $140,000 - $160,000.

Qualifications

5+ years of hands-on experience in ASIC/SoC design verification.
Experience with functional coverage, assertions, and scoreboarding.
Strong scripting and programming skills.

Responsibilities

Develop and execute verification plans for complex SoC digital designs.
Create and maintain UVM/SystemVerilog based testbenches and environments.
Perform regression runs, analyze failures, and drive bug closure.

Skills

SystemVerilog

UVM

Python

Perl

TCL

C/C++

Digital design fundamentals

Education

Bachelor's or Master's degree in Electrical, Electronics, or Computer Engineering

Tools

Xcelium

Git

Jenkins

Jira

Confluence

Cadence EDA tools

Job description

Overview

Join to apply for the SoC Design Verification Engineer role at Inspire Semiconductor, Inc.

Get AI-powered advice on this job and more exclusive features.

At InspireSemi, we're not just building a chip; we're revolutionizing high-performance computing. Our groundbreaking architecture packs thousands of 64-bit CPU cores onto a single chip, all tightly integrated with a high-performance interconnect. We're driven by a mission to make high-performance computing more accessible and energy-efficient, with a developer-friendly programming model. Ready to make a real impact? Join our passionate team!

The Opportunity

We are looking for a SoC Design Verification Engineer to support the complete verification of our innovative System-on-Chip (SoC). This critical role encompasses our RISC-V core, network, and 3rd-party peripheral IP integrations. You will be responsible for developing comprehensive verification plans, building testbenches, and ensuring the highest level of design quality and functional correctness before tape-out.

What You'll Do

Develop and execute verification plans for complex SoC digital designs.
Create and maintain UVM/SystemVerilog based testbenches and environments.
Write, debug, and execute constrained-random and directed test cases.
Implement RISC-V ISA compliance tests.
Perform functional coverage analysis and close coverage gaps.
Perform regression runs, analyze failures, and drive bug closure.
Connect simulations to real user interfaces, stimulus generators, and checkers.
Collaborate closely with RTL design engineers, architects, and software teams.
Contribute to the development and improvement of verification methodologies and automation scripts.
Perform preliminary debug of discovered issues.

What You Bring

A Bachelor's or Master's degree in Electrical, Electronics, or Computer Engineering (or related field).
5+ years of hands-on experience in ASIC/SoC design verification.
Strong proficiency in SystemVerilog, UVM, and simulation tools (e.g., Xcelium).
Solid understanding of digital design fundamentals, RTL design, and synthesis flow.
Experience with functional coverage, assertions, and scoreboarding.
Strong scripting and programming skills (Python, Perl, TCL, C/C++).
Knowledge of common bus protocols (AXI, AHB, PCIe, DDR4/5, etc.).
Working knowledge of version control and continuous integration tools (e.g., Git, Jenkins, Jira, and Confluence).
Solid debugging skills, analytical thinking, and attention to detail.

Bonus Points

Experience with Formal verification (Conformal LEC).
Hands-on experience with emulation systems (Zebu, Palladium) or FPGA prototypes.
Experience with Cadence EDA tools.

If you're excited about pushing the boundaries of computing and working on truly innovative technology in a rewarding environment, we'd love to hear from you!

Seniority level