SIPI Characterization Engineer

MatX

Mountain View (WY)

On-site

USD 175,000 - 475,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Equity
Health insurance
Remote policy
Paid time off
Learning stipend

Job summary

MatX is building AI accelerator compute systems and requires a SIPI Engineer to own electrical characterization across SerDes interfaces and PDN networks. You will develop automated tests and scale measurement across thousands of channels to influence design from concept to production.

The role demands 5–10 years in hardware characterization and strong Python scripting. You will collaborate with SIPI and board teams, with a US work authorization and onsite presence in Mountain View, CA.

Qualifications

  • 5–10 years of hardware characterization and SI/PI engineering.
  • Bachelor’s degree or higher in Electrical Engineering; advanced degree a plus.
  • Deep understanding of high-speed SerDes, PHY, jitter, and link margin.

Responsibilities

  • Characterize high-speed SerDes interfaces including BER testing and eye diagram analysis.
  • Tune SerDes equalization settings and perform channel characterization using VNA/TDR.
  • Develop EDVT test automation frameworks for thousands of SerDes channels.
  • Provide data and actionable recommendations to influence layout guidelines and future silicon revisions.

Skills

SerDes characterization
Python scripting
Lab equipment handling
Test automation
Data analysis

Education

Bachelor's degree in Electrical Engineering

Tools

Python
VNA
Oscilloscopes

Job description

What MatX Is Building

MatX’s mission is to make the world’s best AI models run as efficiently as allowed by physics, bringing the world years ahead in AI quality and availability.

About the Role

We are looking for a skilled and hands-on Signal Integrity, Power Integrity, and Characterization (SIPI) Engineer to join our hardware team. In this role, you will own electrical characterization of high-speed SerDes interfaces and power delivery networks across our AI accelerator compute systems. You will build and scale test automation infrastructure capable of covering thousands of channels, while collaborating closely with SIPI engineers and board designers to influence and validate designs from early concept through production.

What You’ll Do

SerDes Characterization & Validation

  • Characterize high-speed SerDes interfaces (PCIe, Ethernet, custom protocols) including BER testing, eye diagram analysis, and PVT characterization
  • Tune and optimize SerDes Tx and Rx equalization settings
  • Perform channel characterization including insertion loss, return loss, and crosstalk measurements using VNA and time-domain reflectometry (TDR)
  • Develop and execute correlation methodologies to align simulation predictions with measured results; drive feedback loops to improve modeling accuracy

Power Integrity Characterization

  • Measure and analyze high-current power rail transient noise and dynamic voltage droop on complex accelerator power delivery networks
  • Characterize PDN impedance from board through package and silicon, and compare against target impedance specifications
  • Identify PDN design weaknesses and collaborate with power delivery and board design teams to define and validate mitigation strategies

Test Automation & EDVT

  • Architect, develop, and maintain scalable test automation frameworks for Electrical Design Validation Testing (EDVT) across thousands of SerDes channels on multi-chip accelerator compute systems
  • Integrate lab instruments (oscilloscopes, BERTs, VNAs, power analyzers) into automated test flows using Python or equivalent scripting environments
  • Build robust data pipelines for test result collection, statistical analysis, and visualization to enable rapid triage and design decisions

Design Collaboration

  • Partner with SIPI engineers on optimization for advanced package designs, including die-to-die interconnects, bump arrays, and interposer structures
  • Collaborate with board designers on PCB stackup definition, trace routing rules, via optimization, and decoupling strategies for high-speed accelerator boards
  • Provide characterization data and actionable recommendations to influence layout guidelines, design rules, and future silicon/package revisions
What We’re Looking For

Experience & Education

  • 5–10 years of industry experience in hardware characterization, SI/PI engineering
  • Bachelor’s degree or higher in Electrical Engineering; advanced degree a plus
  • Deep understanding of high-speed SerDes architecture and operation — PHY layer fundamentals, equalization, jitter decomposition, and link margin analysis
  • Strong grasp of transmission line theory — wave propagation, impedance matching, reflections, skin effect, and dielectric loss
  • Solid understanding of PDN design principles — target impedance, resonance, bypass capacitor placement, and voltage regulator loop dynamics
  • Hands-on proficiency with lab equipment
  • Experience writing test automation scripts in Python (preferred)
Bonus Points
  • Background in AI accelerator or GPU system validation
  • Familiarity with JEDEC or PCIe compliance testing methodologies
  • Experience with statistical process control (SPC) or large-scale data analysis for silicon characterization
  • Ability to do layout review for PCB, and advanced package design is a plus

Compensation

The US base salary for this full-time position is determined based on a variety of factors including role, experience, location, job related skills, and relevant education and training. Career length is only a guideline for compensation.

  • Early Career - $120,000 - $250,000 + equity
  • Mid Career - $175,000 - $362,500 + equity
  • Senior Career - $250,000 - $475,000 + equity

What We Offer

  • A Stake in our success A flexible cash equity compensation mix that fits your needs
  • Heath & Wellness Company subsidized Health, Dental, Vision, and Life insurance; Pre-tax Health Savings Accounts with generous company contribution (even if you don’t)
  • Time To Recharge 4 weeks paid time off (accrued), 12 company holidays, and 3 weeks remote/flexible work per year
  • Support to Parents Up to 12 weeks of paid parental leave, regardless of your path to parenthood
  • Learning & Development $1,500 yearly towards your professional development e.g. conferences, courses, and other learning opportunities
  • Team Connection Team Lunches, quarterly off-sites, and regular town halls
  • Financial Wellbeing 401K and/or Roth IRA, with 5% company contribution, even if you don’t!
  • Flexible Spending Accounts Pre-tax spend accounts for medical, dental/vision, dependent care, parking, and transit expenses
  • Commute On Us For those commuting up to 1 hour, put your rideshare cost on our company card and reclaim the drive-time to get work done!
  • MatX E[x]tras $50 per month to use on the perks you care about most
  • Remote Perks We work remotely Monday & Friday, supported by home-tech setup, and remote wifi expense reimbursement

As part of our dedication to the diversity of our team and our focus on creating an inviting and inclusive work experience, MatX is committed to a policy of Equal Employment Opportunity and will not discriminate against an applicant or employee on the basis of race, color, religion, creed, national origin or ancestry, sex, gender, gender identity, gender expression, sexual orientation, age, physical or mental disability, medical condition, marital/domestic partner status, military and veteran status, genetic information or any other legally recognized protected basis under federal, state or local laws, regulations or ordinances.

All candidates must be authorized to work in the United States and work from our offices in Mountain View Tuesdays-Thursdays.

This position requires access to information that is subject to U.S. export controls. This offer of employment is contingent upon the applicants capacity to perform job functions in compliance with U.S. export control laws without obtaining a license from U.S. export control authorities.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SIPI Characterization Engineer
SIPI Characterization Engineer

MatX Inc. • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
PTO & Holidays
Remote work allowance
Medical, Dental, Vision
+4
System Software Engineer, Linux Kernel and Device Drivers
System Software Engineer, Linux Kernel and Device Drivers

MatX • Mountain View (CA)

On-site
USD 250,000 - 475,000
Equity
Health insurance
Paid time off
+6
System Software Engineer, Linux Kernel and Device Drivers
System Software Engineer, Linux Kernel and Device Drivers

MatX Inc. • Mountain View (CA)

Hybrid
USD 250,000 - 600,000
4 weeks PTO
Holidays & remote time
Medical insurance
+3
Silicon Validation Engineer
Silicon Validation Engineer

MatX Inc. • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
4 weeks PTO (accrued)
12 company holidays
Up to 3 weeks remote work
+1
SOC Micro-Architect and RTL Designer
SOC Micro-Architect and RTL Designer

MatX Inc. • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
PTO & Holidays
Medical insurance
Dental & Vision
+3
Silicon Validation Engineer
Silicon Validation Engineer

Doist • Mountain View (CA)

On-site
USD 170,000 - 475,000
Health insurance
Paid time off
Parental leave
+3
SOC Micro-Architect and RTL Designer
SOC Micro-Architect and RTL Designer

MatX • Mountain View (WY)

On-site
USD 120,000 - 600,000
Equity
Health insurance
Paid time off
+6
Silicon Design-for-Test (DFT) Engineer
Silicon Design-for-Test (DFT) Engineer

MatX Inc. • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
Time off: 4 weeks PTO+ holidays
Health insurance
Remote work up to 3 weeks
+3
Optical Network Engineer
Optical Network Engineer

MatX Inc. • Mountain View (CA)

Hybrid
USD 250,000 - 475,000
PTO & holidays
Remote work options
Health & wellness benefits
+5
Hardware Systems Electrical Engineer
Hardware Systems Electrical Engineer

MatX Inc. • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
PTO & holidays
Remote work
Healthcare
+5