SIPI Characterization Engineer

MatX Inc.

Mountain View (CA)

Hybrid

USD 160,000 - 600,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

PTO & Holidays
Remote work allowance
Medical, Dental, Vision
Life insurance
Commuting benefits
Professional development budget
AI resources

Job summary

MatX Inc. seeks a hands-on SIPI Engineer to own electrical characterization of high-speed SerDes interfaces and power delivery networks for AI accelerator compute systems.

You will build scalable test automation, integrate lab instruments with Python, and drive data-driven design feedback from concept to production.

Qualifications

  • 5–10 years of industry experience in hardware characterization, SI/PI engineering.
  • Bachelor's degree or higher in Electrical Engineering; advanced degree a plus.
  • Deep understanding of high-speed SerDes architecture and operation — PHY layer fundamentals, equalization, jitter decomposition, and link margin analysis.
  • Strong grasp of transmission line theory — wave propagation, impedance matching, reflections, skin effect, and dielectric loss.
  • Solid understanding of PDN design principles — target impedance, resonance, bypass capacitor placement, and voltage regulator loop dynamics.
  • Hands-on proficiency with lab equipment.
  • Experience writing test automation scripts in Python (preferred).

Responsibilities

  • Characterize high-speed SerDes interfaces (PCIe, Ethernet, custom protocols) including BER testing, eye diagram analysis, and PVT characterization.
  • Tune and optimize SerDes Tx and Rx equalization settings.
  • Perform channel characterization including insertion loss, return loss, and crosstalk measurements using VNA and time-domain reflectometry (TDR).
  • Develop and execute correlation methodologies to align simulation predictions with measured results; drive feedback loops to improve modeling accuracy.
  • Measure and analyze high-current power rail transient noise and dynamic voltage droop on complex accelerator power delivery networks.
  • Characterize PDN impedance from board through package and silicon, and compare against target impedance specifications.
  • Identify PDN design weaknesses and collaborate with power delivery and board design teams to define and validate mitigation strategies.
  • Architect, develop, and maintain scalable test automation frameworks for Electrical Design Validation Testing (EDVT) across thousands of SerDes channels on multi-chip accelerator compute systems.
  • Integrate lab instruments (oscilloscopes, BERTs, VNAs, power analyzers) into automated test flows using Python or equivalent scripting environments.
  • Build robust data pipelines for test result collection, statistical analysis, and visualization to enable rapid triage and design decisions.
  • Partner with SIPI engineers on optimization for advanced package designs, including die-to-die interconnects, bump arrays, and interposer structures.
  • Collaborate with board designers on PCB stackup definition, trace routing rules, via optimization, and decoupling strategies for high-speed accelerator boards.
  • Provide characterization data and actionable recommendations to influence layout guidelines, design rules, and future silicon/package revisions.

Skills

SerDes characterization
BER testing
Eye diagram analysis
PVT characterization
PDN design principles
Test automation (Python)
VNA & TDR measurements
Lab instrumentation

Education

Bachelor's degree in Electrical Engineering

Tools

Python scripting
Oscilloscopes
VNAs
BERTs

Job description

What MatX Is Building

MatX's mission is to make the world’s best AI models run as efficiently as allowed by physics, bringing the world years ahead in AI quality and availability

About the Role

We are looking for a skilled and hands-on Signal Integrity, Power Integrity, and Characterization (SIPI) Engineer to join our hardware team. In this role, you will own electrical characterization of high-speed SerDes interfaces and power delivery networks across our AI accelerator compute systems. You will build and scale test automation infrastructure capable of covering thousands of channels, while collaborating closely with SIPI engineers and board designers to influence and validate designs from early concept through production.

What You'll Do

SerDes Characterization & Validation

  • Characterize high-speed SerDes interfaces (PCIe, Ethernet, custom protocols) including BER testing, eye diagram analysis, and PVT characterization

  • Tune and optimize SerDes Tx and Rx equalization settings

  • Perform channel characterization including insertion loss, return loss, and crosstalk measurements using VNA and time-domain reflectometry (TDR)

  • Develop and execute correlation methodologies to align simulation predictions with measured results; drive feedback loops to improve modeling accuracy

Power Integrity Characterization

  • Measure and analyze high-current power rail transient noise and dynamic voltage droop on complex accelerator power delivery networks

  • Characterize PDN impedance from board through package and silicon, and compare against target impedance specifications

  • Identify PDN design weaknesses and collaborate with power delivery and board design teams to define and validate mitigation strategies

Test Automation & EDVT

  • Architect, develop, and maintain scalable test automation frameworks for Electrical Design Validation Testing (EDVT) across thousands of SerDes channels on multi-chip accelerator compute systems

  • Integrate lab instruments (oscilloscopes, BERTs, VNAs, power analyzers) into automated test flows using Python or equivalent scripting environments

  • Build robust data pipelines for test result collection, statistical analysis, and visualization to enable rapid triage and design decisions

Design Collaboration

  • Partner with SIPI engineers on optimization for advanced package designs, including die-to-die interconnects, bump arrays, and interposer structures

  • Collaborate with board designers on PCB stackup definition, trace routing rules, via optimization, and decoupling strategies for high-speed accelerator boards

  • Provide characterization data and actionable recommendations to influence layout guidelines, design rules, and future silicon/package revisions

What We're Looking For

Experience & Education

  • 5–10 years of industry experience in hardware characterization, SI/PI engineering

  • Bachelor's degree or higher in Electrical Engineering; advanced degree a plus

  • Deep understanding of high-speed SerDes architecture and operation — PHY layer fundamentals, equalization, jitter decomposition, and link margin analysis

  • Strong grasp of transmission line theory — wave propagation, impedance matching, reflections, skin effect, and dielectric loss

  • Solid understanding of PDN design principles — target impedance, resonance, bypass capacitor placement, and voltage regulator loop dynamics

  • Hands-on proficiency with lab equipment

  • Experience writing test automation scripts in Python (preferred)

Bonus Points
  • Background in AI accelerator or GPU system validation

  • Familiarity with JEDEC or PCIe compliance testing methodologies

  • Experience with statistical process control (SPC) or large-scale data analysis for silicon characterization

  • Ability to do layout review for PCB, and advanced package design is a plus

Compensation

The US base salary for this full-time position is determined based on a variety of factors including role, experience, location, job related skills, and relevant education and training. Career length is only a guideline for compensation.

  • Early Career - $160,000 - $275,000 + equity

  • Mid Career - $175,000 - $400,000 + equity

  • Senior Career - $250,000 - $600,000 + equity

What We Offer

  • Time off: 4 weeks PTO (accrued) + 12 company Holidays + up to 3 weeks remote work

  • Health: Company-subsidized Medical (Kaiser or Anthem) for employees & dependents, Guardian Dental and Vision insurances for employee & dependents, and life insurance (employee only), plus HSA and FSA offerings via Lively. See attached benefits 1-pager and full benefits guide for more info on benefits.

  • Financial Wellbeing: Choose from Roth IRA/ 401K (or both) retirement plans with up to 5% company contribution to 401K (even if you don't contribute). Also, 100% company-paid life insurance (up to $300K) and long-term disability insurances.

  • Professional Development: $1500 Professional Development Budget (per year)

  • Team Meals: MatX provides onsite team lunch & dinner Monday - Friday, with your choice of ordering via WeBox, Specialties or via our reimbursement system

  • Commute on Us: Commute on our company Uber account, or reimburse your train rides. Either way, we pay 100% for your daily commute.

  • MatX E[x]tras: $50/mo to use on the perk you value most

  • Cell & Internet Reimbursement: $35/mo for cellular and $40/mo for wifi

  • Mental Wellbeing: 100% paid mental health benefit via SpringHealth and Guardian EAP.

  • Support to Parents: Up to 12 weeks paid parental leave regardless of path to parenthood, 10 weeks pregnancy disability leave, flexible return-to-work hours, and Benepass reproductive health & parental benefit.

  • AI Resources: Up to $20K/month plus a dedicated internal AI Tooling Team to support your productivity

As part of our dedication to the diversity of our team and our focus on creating an inviting and inclusive work experience, MatX is committed to a policy of Equal Employment Opportunity and will not discriminate against an applicant or employee on the basis of race, color, religion, creed, national origin or ancestry, sex, gender, gender identity, gender expression, sexual orientation, age, physical or mental disability, medical condition, marital/domestic partner status, military and veteran status, genetic information or any other legally recognized protected basis under federal, state or local laws, regulations or ordinances.

All candidates must be authorized to work in the United States and work from our offices in Mountain View Tuesdays-Thursdays.

This position requires access to information that is subject to U.S. export controls. This offer of employment is contingent upon the applicants capacity to perform job functions in compliance with U.S. export control laws without obtaining a license from U.S. export control authorities.

MatX does not accept unsolicited resumes from individual recruiters or third-party recruiting agencies in response to job postings. No fee will be paid to third parties who submit unsolicited candidates directly to our hiring managers or People team and any resumes submitted are deemed to be the property of MatX.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SIPI Characterization Engineer
SIPI Characterization Engineer

MatX • Mountain View (WY)

On-site
USD 175,000 - 475,000
Equity
Health insurance
Remote policy
+2
System Software Engineer, Linux Kernel and Device Drivers
System Software Engineer, Linux Kernel and Device Drivers

MatX Inc. • Mountain View (CA)

Hybrid
USD 250,000 - 600,000
4 weeks PTO
Holidays & remote time
Medical insurance
+3
System Software Engineer, Linux Kernel and Device Drivers
System Software Engineer, Linux Kernel and Device Drivers

MatX • Mountain View (CA)

On-site
USD 250,000 - 475,000
Equity
Health insurance
Paid time off
+6
Hardware Systems Electrical Engineer
Hardware Systems Electrical Engineer

MatX Inc. • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
PTO & holidays
Remote work
Healthcare
+5
Senior SoC Power Analysis & Optimization Engineer
Senior SoC Power Analysis & Optimization Engineer

MatX Inc. • Mountain View (CA)

Hybrid
USD 175,000 - 600,000
PTO 4 weeks
Company Holidays
Remote work weeks
+9
System Software Engineer
System Software Engineer

MatX Inc. • Mountain View (CA)

Hybrid
USD 200,000 - 500,000
4 weeks PTO
12 company holidays
up to 3 weeks remote work
+3
SOC Micro-Architect and RTL Designer
SOC Micro-Architect and RTL Designer

MatX • Mountain View (WY)

On-site
USD 120,000 - 600,000
Equity
Health insurance
Paid time off
+6
SOC Micro-Architect and RTL Designer
SOC Micro-Architect and RTL Designer

MatX Inc. • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
PTO & Holidays
Medical insurance
Dental & Vision
+3
Hardware System Diagnostic Engineer
Hardware System Diagnostic Engineer

MatX Inc. • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
4 weeks PTO (accrued)
Remote work up to 3 weeks
Health insurance
+1
Silicon Validation Engineer
Silicon Validation Engineer

MatX Inc. • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
4 weeks PTO (accrued)
12 company holidays
Up to 3 weeks remote work
+1