Signal Integrity Architect

Qualcomm

United States

On-site

USD 220,200 - 330,400

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Qualcomm Technologies, Inc. is seeking a Signal Integrity Architect to lead high-performance SI initiatives for data-center-grade server interconnects.

You will own SI analysis, develop models, and collaborate with SoC, packaging, and system teams across CXL and GPIO interfaces. The role demands deep expertise in high-speed channel design, PDN, and 2.5D/3D packaging considerations, with hands-on experience using HFSS, Sigrity, CST, ADS, and HSPICE in a Linux environment.

Qualifications

  • Master’s degree or higher in Electrical or Computer Engineering with SI specialization.
  • ],
  • job_responsibilities_description':[

Responsibilities

  • Own SI analysis, simulation, and design closure for high-speed interfaces (CXL 2.0/3.0).
  • Collaborate with SoC, applications engineering, packaging, and system design teams.
  • Develop SI guidelines, PCB stack-ups, routing constraints, and material selection.
  • Create full-topology SI models, simulations, and final designs across interfaces.
  • Perform SI analysis on 2.5D/3D structures and contribute to packaging guidelines.
  • Own GPIO/LSIO interface SI characterization (SPI, I3C, parallel interfaces).
  • Support customer-facing SI collateral and reference apps for CXL.
  • Develop design automation tools and set technical direction for SI.

Tools

ANSYS HFSS
Cadence Sigrity
CST
Keysight ADS
Synopsys HSPICE
Cadence Allegro

Job description

Company

Qualcomm Technologies, Inc.

Job Area

Engineering Group, Engineering Group > Systems Engineering

General Summary

Qualcomm Data Center team is developing High performance, Energy efficient server solution for data center applications. We are looking for highly talented, innovative, teamwork-oriented individuals for our cutting-edge technology work!

Our Mission

We are dedicated to transforming the industry by reimagining silicon and developing next-generation computing platforms. By joining our team, you’ll collaborate with world-class engineers to create innovative solutions that push the limits of performance, energy efficiency, and scalability. Our focus is on developing reference platforms based on Qualcomm’s Snapdragon SoC, delivering a comprehensive solution that includes hardware, software, reference designs, user guides, SDKs, and more.

Position: Signal Integrity Architect

We are seeking an experienced Signal Integrity Architect (individual contributor) to develop high-performance signal integrity (SI) solutions tailored for advanced server applications. In this role, you will work closely with the platform team and collaborate with cross-functional teams, including software, firmware, packaging, product management, and component suppliers. You will contribute to the definition, analysis, and verification of SI for high-speed interconnects — with a primary focus on CXL and GPIO/LSIO interfaces — across PCB and system levels for data center servers.

Key Responsibilities
  • Own SI analysis, simulation, and design closure for CXL 2.0/3.0 interfaces, including channel budget development, , margin analysis and lab methodology support.
  • Collaborate with SoC, applications engineering, packaging, and system design teams to define and implement system interconnects that meet the unique demands of high-end server environments.
  • Contribute to SI guidelines development, provide feedback on PCB stack-ups, routing constraints, via structure design, and material selection.
  • Develop full-topology SI models, simulations, and final designs across assigned interface domains.
  • Perform SI analysis on 2.5D/3D structures and contribute to the establishment of design guidelines for advanced packaging integration.
  • Own SI analysis and design guidelines for GPIO/LSIO interfaces such as SPI, I3C, and proprietary paralle interface including signal integrity characterization, termination, and compliance.
  • Support customer-facing SI collateral development — guidelines, application notes, and simulation models for CXL interfaces.
  • Develop design automation tools and methodologies. Set technical direction for SI aspects of design within your area of ownership and drive innovating design methodologies
  • Prepare and present technical documentation and reports to stakeholders, including engineering teams, senior management, customers, and suppliers.
Qualifications
  • Master’s degree in Electrical or Computer Engineering, with a specialization in Signal Integrity (SI).
  • 8+ years of experience in SI analysis, simulation, and measurement of high-speed digital systems.
  • Strong knowledge of SI fundamentals, including power distribution networks (PDN), EMIR, transmission line theory, crosstalk, S-parameters, and channel simulations.
  • Expertise in CXL 2.0/3.0 specifications and/or PCIe Gen5+ SerDes standards, including channel simulation and compliance methodology.
  • Experience with GPIO, LSIO, and low-speed interface SI characterization and design guidelines.
  • Familiarity with SerDes standards (PCIe, CXL, USB, Ethernet, etc.).
  • Experience owning end-to-end methodologies, encompassing packaging, PCBs, connectors and cabling
  • Proficiency with 2D/2.5D/3D EM simulation tools such as ANSYS HFSS/HFSS3DL, Cadence Sigrity, Dassault Systèmes CST, Keysight ADS, and Synopsys’ HSPICE.
  • Hands-on experience creating complex SI models and performing both frequency and time-domain simulations.
  • Proficiency in Unix/Linux environments and experience with EDA tools through scripting.
  • Strong knowledge of packaging and PCB technologies, design, and manufacturing processes.
  • Proven ability to work independently and collaboratively within a cross-functional team environment.
  • Strong technical documentation skills and excellent written and verbal communication.
Preferred Qualifications
  • Ph.D. in Electrical or Computer Engineering, specializing in SI.
  • 12+ years of experience in SI analysis, simulation, and measurement of high-speed digital systems.
  • In-depth understanding of computational electromagnetics and transmission line theory.
  • Hands-on experience with CXL 2.0/3.0 channel simulation, compliance testing, and debug on server-class platforms.
  • Hands-on experience with electrical validation and compliance testing using tools like VNAs, oscilloscopes, spectrum analyzers, TDR, probing and fixture design to ≥60GHz
  • Familiarity with 2.5D/3D packaging technologies, such as CoWoS, InFo, EMIB, and RDL.
  • Proficiency in DDR5 and LPDDR5X timing budgets, jitter analysis, and PHY design/link analysis.
  • Experience with SI simulation for PCIe Gen6+, multi-gigabit serial buses (112Gbps+), UCIE, etc.
  • Experience with package and PCB design tools such as Cadence Allegro.
  • Proficiency in scripting with MATLAB, Perl, and Python.
  • Prior experience contributing to customer-facing SI reference documentation or application notes for server or networking platforms.
Minimum Qualifications
  • Bachelor's degree in Engineering, Information Systems, Computer Science, or related field and 8+ years of Systems Engineering or related work experience.

OR

  • Master's degree in Engineering, Information Systems, Computer Science, or related field and 7+ years of Systems Engineering or related work experience.

OR

  • PhD in Engineering, Information Systems, Computer Science, or related field and 6+ years of Systems Engineering or related work experience.
EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay Range And Other Compensation & Benefits

$220,200.00 - $330,400.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.

If you would like more information about this role, please contact Qualcomm Careers.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Signal Integrity Architect
Signal Integrity Architect

Qualcomm • San Diego (CA)

On-site
USD 220,000 - 331,000
Discretionary bonus
RSU grants
Competitive benefits
Signal Integrity Architect Santa Clara, California, United States of America + 1 more Systems E[...]
Signal Integrity Architect Santa Clara, California, United States of America + 1 more Systems E[...]

Qualcomm • Santa Clara (CA)

On-site
USD 220,000 - 331,000
Senior Signal Integrity Engineer
Senior Signal Integrity Engineer

Socket.dev • San Diego (CA)

On-site
USD 127,000 - 191,000
Senior Signal Integrity Engineer
Senior Signal Integrity Engineer

Qualcomm • San Diego (CA)

On-site
USD 127,000 - 191,000
Connectivity Project Engineer, Principal
Connectivity Project Engineer, Principal

Qualcomm • San Diego (CA)

On-site
USD 192,000 - 288,000
Packaging SIPI Engineer, Principal Engineer
Packaging SIPI Engineer, Principal Engineer

Qualcomm • San Diego (CA)

On-site
USD 202,000 - 302,000
Packaging SIPI Engineer, Principal Engineer
Packaging SIPI Engineer, Principal Engineer

Nutanix • San Diego (CA)

On-site
USD 202,000 - 302,000
Connectivity Project Engineer, Principal
Connectivity Project Engineer, Principal

Socket.dev • San Diego (CA)

On-site
USD 192,000 - 288,000
Packaging SIPI Engineer, Principal Engineer San Diego, California, United States of America Packaging Engineering
Packaging SIPI Engineer, Principal Engineer San Diego, California, United States of America Packaging Engineering

Qualcomm • San Diego (CA)

On-site
USD 202,000 - 302,000
Senior Signal Integrity Engineer San Diego, California, United States of America Packaging Engineering Posted a day ago
Senior Signal Integrity Engineer San Diego, California, United States of America Packaging Engineering Posted a day ago

Qualcomm • San Diego (CA)

Hybrid
USD 127,000 - 191,000