Senior Verification Engineer

Microsoft

Raleigh (NC)

On-site

USD 100,000 - 140,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

A leading technology company in Raleigh is seeking a Senior Verification Engineer to engage in pre-silicon verification for innovative computer chips, including Azure Cobalt. Responsibilities include creating verification environments and validating designs. Candidates should have extensive engineering experience and a relevant degree. This full-time role offers an opportunity to work with advanced technologies in a collaborative environment.

Qualifications

  • 7+ years of experience in technical engineering related to verification.
  • Experience in leading pre-silicon verification.
  • Ability to mentor individual engineers.

Responsibilities

  • Conduct pre-silicon functional verification and create verification environments.
  • Reference modeling, emulation, and post-silicon validation.

Skills

Developing test plans
SystemVerilog
C/C++
Python
Debugging designs
Pre-silicon verification

Education

Doctorate in Electrical Engineering, Computer Engineering, Computer Science or related
Master’s Degree in relevant field
Bachelor’s Degree in relevant field

Tools

RTL design for FPGA
UVM Test Benches

Job description

Overview

We are looking for a Senior Verification Engineer to join the Compute Silicon & Manufacturing Engineering (CSME) organization within Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE). The team designs, develops, manufactures and packages Microsoft's state-of-the-art custom computer chips, notably the Azure Cobalt, and supports scalable cloud infrastructure across Microsoft’s online businesses and Azure platform. The role focuses on pre-silicon verification and related validation activities to enable high-volume, high-quality hardware deployment with cost effectiveness.

Responsibilities
  • Pre-silicon functional verification, creation of verification environments and tests at the block and sub-system level
  • Reference modeling, emulation, and post-silicon validation
Qualifications
Minimum Qualifications:
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • OR Master’s Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • OR Bachelor’s Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • OR equivalent experience
  • 4+ years of experience in developing test plans, creating simulation environments, developing tests, and debugging for multiple IPs, SoCs or systems
  • 2+ years of experience leading pre-silicon verification of blocks and sub-systems through full cycle
  • 2+ years of experience in mentoring individual engineers
Other Requirements
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check: required at hire/transfer and every two years thereafter
Preferred Qualifications
  • Experience in working with AI and motivation to utilize AI in day-to-day work
  • Experience with PCIe subsystems
  • Experience with formal verification methods
  • Experience in RTL design for FPGA or emulation
  • Experience in Assembly, startup code and linker scripts
  • Experience in developing makefiles for software development
  • Proficient in SystemVerilog, C/C++, and scripting languages such as Python, Ruby or Perl
  • Knowledge of verification principles, testbenches, stimulus generation
  • Experience with random-stimulus and coverage-based techniques along with test plan definition
  • Background in creating UVM Test Benches, developing tests, and debugging designs
  • Understanding of chip and/or computer architecture
  • Experience writing tests in C and C++
Employment details
  • Employment type: Full-time
  • Seniority level: Not Applicable
  • Job function: Software Development
Note

Microsoft is an equal opportunity employer. If you need assistance and/or a reasonable accommodation during the application process, see the company’s accommodations information.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Verification Engineer – Compute
Design Verification Engineer – Compute

Jobtailor • Mountain View (CA)

On-site
USD 140,000 - 210,000
Principal Design Engineer
Principal Design Engineer

Microsoft • Mountain View (CA)

On-site
USD 139,900 - 274,800
Competitive salary
Comprehensive benefits package
Senior Hardware Verification Engineer
Senior Hardware Verification Engineer

ThunderSoft • Detroit (MI)

On-site
USD 100,000 - 130,000
Chip Design and Verification Methodology Engineer
Chip Design and Verification Methodology Engineer

TenX Semi • San Francisco (CA)

On-site
USD 150,000 - 190,000
Principal Verification Engineer
Principal Verification Engineer

OSI Engineering • United States

On-site
USD 170,000 - 196,000
Principal Design Verification Architect
Principal Design Verification Architect

MRL Consulting Group Ltd. • California (MO)

On-site
Confidential
CPU Verification Contract
CPU Verification Contract

Intellectual Capital Resources Ltd • California (MO)

Hybrid
USD 120,000 - 170,000
Design Verification Architect
Design Verification Architect

TylSemi • San Jose (CA)

On-site
USD 150,000 - 180,000
Design Verification Architect
Design Verification Architect

TylSemi, Inc. • San Jose (CA)

On-site
USD 150,000 - 300,000
ASIC/SoC Design Verification Engineer
ASIC/SoC Design Verification Engineer

TetraMem - Accelerate The World • San Jose (CA)

On-site
USD 110,000 - 300,000