Senior TPU Design Engineer, Silicon

Google

Mountain View (CA)

On-site

USD 163,000 - 236,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Equity
Benefits

Job summary

Google is seeking a Hardware Architect for silicon development in Mountain View. You will contribute to ML IPs for Google Silicon SoCs and define microarchitectures, data flows, and integration needs for subsystems.

Lead RTL activities, run functional and performance simulations, and support customers through schedules and bring-up. The role requires extensive RTL experience with Verilog/SystemVerilog, leadership of IP/SoC teams, and strong ASIC methodology.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 8 years of experience with RTL design using Verilog/System Verilog and microarchitecture.
  • 4 years of experience in leading IP/SoC design teams.
  • Experience with ARM-based SoCs, interconnects, and ASIC methodology.

Responsibilities

  • Contribute to Machine Learning IPs for Google Silicon SoCs.
  • Define microarchitecture details for Machine learning processors and accelerators along with specification of data flows and integration requirements for Subsystem Development.
  • Drive RTL development, debug functional/performance simulations.
  • Meet schedule commitments and provide strong support to customers.
  • Participate in synthesis, timing/power estimation, and FPGA/silicon bring-up.

Job description

In most instances, this position requires in-person interviews as part of the hiring process.

Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Mountain View, CA, USA; San Diego, CA, USA.

Minimum qualifications:
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 8 years of experience with RTL design using Verilog/System Verilog and microarchitecture.
  • 4 years of experience in leading IP/SoC design teams.
  • Experience with ARM-based SoCs, interconnects, and ASIC methodology.
Preferred qualifications:
  • Master’s degree in Electrical/Computer Engineering, or a related field.
  • 10 years of experience with IP design for Complex IPs in Machine learning, Neural Processors, Multimedia or GPUs.
  • Experience with methodologies for low power estimation, timing closure, and synthesis.
  • Experience leading technical teams.
About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology. Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $163000 - $236000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google .

Responsibilities
  • Contribute to Machine Learning IPs for Google Silicon SoCs.
  • Define microarchitecture details for Machine learning processors and accelerators along with specification of data flows and integration requirements for Subsystem Development.
  • Drive RTL development, debug functional/performance simulations.
  • Meet schedule commitments and provide strong support to customers.
  • Participate in synthesis, timing/power estimation, and Field-programmable Gate Array (FPGA)/silicon bring-up.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior TPU Design Engineer, Silicon
Senior TPU Design Engineer, Silicon

Google • San Diego (CA)

On-site
USD 163,000 - 236,000
Staff TPU Design Manager, Silicon
Staff TPU Design Manager, Silicon

Google • San Diego (CA)

On-site
USD 183,000 - 271,000
Senior TPU Design Engineer, Silicon
Senior TPU Design Engineer, Silicon

Google • United States

On-site
USD 163,000 - 236,000
15% bonus target
Equity
Benefits
Senior TPU Design Engineer, Silicon
Senior TPU Design Engineer, Silicon

Google • Jasper (AL)

On-site
USD 163,000 - 236,000
TPU Design Engineer, Silicon
TPU Design Engineer, Silicon

Google • San Diego (CA)

On-site
USD 138,000 - 197,000
Equity
TPU Design Engineer, Silicon
TPU Design Engineer, Silicon

Google • United States

On-site
USD 138,000 - 197,000
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Google • Mountain View (CA)

On-site
USD 163,000 - 237,000
Senior Design Engineer, RTL
Senior Design Engineer, RTL

Google • Mountain View (CA)

On-site
USD 163,000 - 236,000
RTL Design Engineer, Machine Learning Accelerators
RTL Design Engineer, Machine Learning Accelerators

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Bonus target 15%
Equity
Senior RTL Design Engineer, TPU
Senior RTL Design Engineer, TPU

Google • Sunnyvale (CA)

On-site
USD 163,000 - 237,000
15% bonus target
equity
comprehensive benefits