Senior Technical Lead - Silicon Platform Validation, Python

HCL Technologies Limited; Santa Clara (CA); On-site; USD 78,000 - 148,000; Full time

Benefits offered by this job

Healthcare benefits

401(k) retirement plan

Paid time off & holidays

Job summary

HCL Technologies Limited in Santa Clara, CA, seeks an experienced Senior Technical Lead in Silicon Platform Validation to drive end-to-end SoC validation across pre-silicon and post-silicon phases.

You will own validation plans for IP subsystems such as clock generation, reset architecture, Ethernet MAC/PHY, and I/O interfaces, and will develop tests, verify CDC, POR, and coordinate RTL debug with design teams.

Qualifications

• B.S./M.S./Ph.D. in Electrical/Computer Engineering or related field.
• 4–10+ years of SoC validation experience (pre-silicon and/or post-silicon).
• Deep understanding of SoC architecture and IP integration concepts.

Responsibilities

• Develop verification and validation plans for SoC-level IP subsystems.
• Verify clock domain crossings (CDC), reset sequencing, and POR behavior.
• Validate Ethernet data path, link negotiation, and MAC-to-PHY interfaces.
• Create directed and constrained-random tests for IP integration.
• Develop and execute post-silicon test plans on first silicon.
• Mentor junior engineers and interface with IP vendors.

Skills

SoC validation

Pre-silicon validation

Post-silicon validation

Clock generation

Reset architecture

Ethernet MAC/PHY

I/O interfaces

CDC verification

RTL debugging

Education

Electrical/Computer Engineering or related degree

Tools

Emulation/FPGA prototyping

Job description

Senior Technical Lead - Silicon Platform Validation, Python Senior Technical Lead - Silicon Platform Validation, Python United States Job Description Senior Technical Lead - Silicon Platform Validation, Python Santa Clara, California

Job Summary

We are looking for an experienced SoC Validation Engineer to drive end-to-end validation of complex System-on-Chip (SoC) designs across both pre-silicon and post-silicon phases. The ideal candidate brings deep domain expertise in SoC IP subsystems — including Clock, Reset, Ethernet, I/O controllers, and related infrastructure IPs — with proven ability to develop test strategies, execute validation plans, and root-cause failures from simulation through first silicon and production.

Key Responsibilities

Pre-Silicon Validation

• Develop comprehensive verification and validation plans for SoC-level IP subsystems including Clock Generation/Distribution (PLLs, clock muxes, dividers), Reset Architecture, Ethernet MAC/PHY, and I/O interfaces (GPIO, I2C, SPI, UART, JTAG)
• Create and execute directed and constrained-random tests targeting IP integration, connectivity, and functional correctness at the SoC level
• Verify clock domain crossings (CDC), reset sequencing, and power-on reset (POR) behavior
• Validate Ethernet data path integrity, link negotiation, and MAC-to-PHY (MII/RGMII/SGMII) interfaces
• Perform functional coverage analysis and drive coverage closure across IP blocks
• Collaborate with design and architecture teams on RTL debug, assertions, and specification reviews
• Execute validation on emulation/FPGA prototyping platforms (Palladium, Veloce, Protium) for early software/firmware integration

Post-Silicon Validation

• Bring up and validate SoC IPs on first silicon and platform boards
• Develop and execute post-silicon test plans covering:
  • Clock: PLL lock times, frequency accuracy, jitter characterization, clock switching, glitch-free mux transitions
  • Reset: Reset assertion/de-assertion sequencing, warm/cold reset flows, watchdog timer resets, brown-out detection
  • Ethernet: Link bring-up, auto-negotiation, packet integrity (CRC/FCS), throughput/latency, loopback testing, PTP/IEEE 1588 timestamping
  • I/O: Pin mux configuration, drive strength, voltage levels, protocol compliance (I2C/SPI/UART timing), interrupt routing
• Debug silicon failures using oscilloscopes, logic analyzers, protocol analyzers, JTAG/DFx, and embedded trace tools
• Perform root-cause analysis of post-silicon bugs and drive resolution with design and firmware teams
• Characterize IP performance under varying voltage, frequency, and temperature (VFT) conditions
• Develop and maintain automated test frameworks for regression and production testing
• Collaborate with platform, firmware, BSP, and driver teams on system-level integration and debug

General

• Author and maintain validation documentation: test plans, debug reports, coverage metrics, and known-issue databases
• Develop Python/Perl/Tcl scripts for test automation, log parsing, and result analysis
• Participate in silicon bring-up triage, failure analysis, and bug review meetings
• Mentor junior engineers and drive process improvements in validation methodology
• Interface with IP vendors for third-party IP integration, compliance, and issue resolution

Skill Requirements

Required Qualifications

• Education: B.S./M.S./Ph.D. in Electrical Engineering, Computer Engineering, or related field
• Experience: 4–10+ years in SoC validation (pre-silicon and/or post-silicon)
• Deep understanding of SoC architecture and IP integration concepts

Maximum Salary (US): 148000 Minimum Salary (US): 78000

Why HCLTech?

At HCLTech, you'll supercharge your potential. You'll find your career. And you'll find your spark. All at a place that knows that helping its customers stay on top starts by putting its people first.

HCLTech is a global technology company, home to more than 223,000 people across 60 countries, delivering industry-leading capabilities centered around digital, engineering, cloud and AI, powered by a broad portfolio of technology services and products. We work with clients across all major verticals, providing industry solutions for Financial Services, Manufacturing, Life Sciences and Healthcare, Technology and Services, Telecom and Media, Retail and CPG, and Public Services. Consolidated revenues as of 12 months ending June 2026totaled $14.8billion.

Compensation and Benefits

A candidate’s pay within the range will depend on their skills, experience, education, and other factors permitted by law. This role may also be eligible for performance-based bonuses subject to company policies. In addition, this role is eligible for the following benefits subject to company policies: medical, dental, vision, pharmacy, life, accidental death & dismemberment, and disability insurance; employee assistance program; 401(k) retirement plan; 10 days of paid time off per year (some positions are eligible for need-based leave with no designated number of leave days per year); and 10 paid holidays per year.