Senior Synthesis & Place & Route (P&R) Engineer – MRAM Subsystems

Numem Inc.; Mesa (AZ); Hybrid; USD 120,000 - 180,000; Full time

Job summary

Numem Inc. in Mesa, AZ is seeking an experienced Synthesis & Place & Route (P&R) Design Engineer to lead RTL-to-GDSII for embedded MRAM controllers and MRAM memory subsystems. This on-site role focuses on PPA balance across advanced nodes and tight timing constraints.

The ideal candidate brings 7+ years in physical design, with strong proficiency in Synthesis, DFT, P&R tools, and TCL/Python scripting, and a track record of sign-off through full flow from RTL to tape-out.

Qualifications

• B.S. or M.S. in Electrical Engineering, Computer Engineering, or a related field.
• 7+ years of hands-on physical design experience from logical synthesis to GDSII sign-off.
• Tool proficiency in Synthesis & DFT: Synopsys Design Compiler or Cadence Genus; Tessent / Synopsys DFT.
• Tool proficiency in P&R: Synopsys ICC2 / Fusion Compiler or Cadence Innovus.
• Tool proficiency in STA & Power Integrity: Synopsys PrimeTime / RedHawk or Cadence Tempus / Voltus.
• Tool proficiency in Physical Verification: Calibre (DRC/LVS).
• Advanced Tcl and Python scripting for flows.

Responsibilities

• Lead synthesis and DFT insertion for complex MRAM memory controllers, built-in self-repair logic, and ECC engines for MRAM reliability.
• Develop and maintain MCMM timing constraints (SDC) for high-speed read/write interfaces across temperature and voltage ranges.
• Optimize synthesized netlists to leverage MRAM's non-volatile nature for instant-on and ultra-low leakage power targets.
• Collaborate with layout teams to plan floor planning, macro placement, reset and timing constraints, and BEOL rule sets.
• Execute macro placement and floor planning for dense MRAM arrays with BEOL constraints from MTJ integration.
• Construct robust PDN capable of handling transient surges and high write-peak currents during switching; manage UPF/CPF power-domain crossing.

Skills

Synthesis

DFT insertion

Timing constraints

Floor planning

Clock tree synthesis

Power integrity

CTS

Education

B.S./M.S. in Electrical Engineering

Tools

Synopsys Design Compiler

Cadence Genus

Fusion Compiler

Tessent

Calibre

Tempus

Voltus

ICC2

Innovus

Job description

Mesa, AZ — Onsite Full-time Physical Design & Emerging Memory Engineering

We are seeking an experienced Synthesis & Place & Route (P&R) Design Engineer specializing in emerging non-volatile memory (NVM) architectures to join our next-generation MRAM Design Team. In this role, you will lead the digital physical implementation (RTL to GDSII) for embedded MRAM (eMRAM) controllers, peripheral digital logic, write/read timing control, and integrated SoC memory subsystems (STT-MRAM / SOT-MRAM).

You will bridge the gap between RTL logic design, high-density MRAM macro integration, and foundry physical implementation playing a vital role in balancing Power, Performance, Area (PPA), and magnetic/thermal integrity at advanced process nodes.

Lead digital physical implementation (RTL to GDSII) for MRAM controllers and subsystems

Drive synthesis, floor planning, P&R, and sign-off for STT-MRAM / SOT-MRAM designs

Balance Power, Performance, Area (PPA) and magnetic/thermal integrity at advanced nodes

Key Responsibilities

• Lead synthesis and DFT insertion (scan, MBIST/LBIST) for complex digital memory controllers, built-in self-repair (BISR) logic, and specialized Error-Correcting Code (ECC) engines tailored for MRAM reliability.
• Develop and maintain complex Multi-Corner Multi-Mode (MCMM) timing constraints (SDC) for high-speed read/write interfaces across extreme temperature and voltage ranges.
• Optimize synthesized netlists to take advantage of MRAM's non-volatile nature for instant-on capabilities and ultra-low leakage power targets.
• Work closely with custom layout teams to build full chip floor plan comprehending hard macro placement, reset and timing constraints, and package design rules.
• Execute macro placement and floor planning for dense MRAM arrays, handling unique Backend-of-Line (BEOL) layer stack constraints caused by Magnetic Tunnel Junction (MTJ) module integration.
• Construct robust Power Delivery Networks (PDN) capable of handling transient current surges and high write-peak currents required during high-speed switching operations.
• Develop and implement power domain adhering to power domain crossing rules.
• Drive end-to-end Place & Route tasks, including custom clock tree synthesis (CTS) designed to minimize jitter and skew across dense MRAM macro boundaries.
• Perform rigorous static and dynamic IR-drop analysis to prevent voltage droop during simultaneous MRAM array write operations.
• Execute Static Timing Analysis (STA) and timing closure across standard and specialized process-voltage-temperature (PVT) corners.
• Implement state-retention, power-gating, and multi-voltage methodologies using UPF/CPF to leverage MRAM's zero-standby-power advantage.
• Drive physical verification (DRC, LVS, ERC, Antenna) to full sign-off, ensuring compliance with specialized eMRAM foundry design rules and BEOL rule sets.
• Collaborate with foundry CAD teams and circuit designers to resolve macro interface, seal-ring, and layout-dependent effects (LDE).
• Build and maintain scalable Tcl/Python scripts to refine automated physical design and sign-off flows.

Required Qualifications

• B.S. or M.S. in Electrical Engineering, Computer Engineering, or a related field.
• 7+ years of hands-on physical design experience from logical synthesis to GDSII sign-off.
• Tool Proficiency — Synthesis & DFT: Synopsys Design/Fusion Compiler or Cadence Genus; Tessent / Synopsys DFT.
• Tool Proficiency — P&R Implementation: Synopsys ICC2 / Fusion Compiler or Cadence Innovus.
• Tool Proficiency — STA & Power Integrity: Synopsys PrimeTime / RedHawk or Cadence Tempus / Voltus.
• Tool Proficiency — Physical Verification: Siemens Calibre (DRC/LVS) or Synopsys ICV.
• Advanced proficiency in Tcl and Python for flow customization and data analysis.
• Demonstrated experience handling complex physical constraints, macro placement, and high-current power grid design.

Preferred Qualifications

• Experience with rule sets spanning multiple nodes in the foundry ecosystem.
• Knowledge and experience in package design constraints.
• Direct experience with MRAM (STT-MRAM, SOT-MRAM), eMRAM, or other emerging Non-Volatile Memory technologies (ReRAM, PCM).
• Familiarity with BEOL process integration constraints (e.g., MTJ placement between specific metal layers affecting routing tracks).
• Experience implementing low-power architectures leveraging non-volatile memory for fast wake-up / deep sleep states.
• Background in synthesizing and closing timing on heavy mathematical logic such as high-throughput ECC (Reed-Solomon, BCH, LDPC) or security modules (PUF, AES).

Ready to reshape memory for AI?

Join Numem and help eliminate the memory bottleneck powering the next era of AI — from wearables to data center.