Senior/Staff Electronics Engineer - Board Validation

Asteralabs

San Jose (CA)

On-site

USD 135,000 - 195,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Asteralabs is hiring a Senior/Staff Electronics Engineer in San Jose, CA. This position focuses on hardware electrical validation, linking design teams with electrical validation efforts. The role involves developing validation plans, debugging complex hardware failures, and working closely with various team members.

Candidates should have a Bachelor’s in Electrical Engineering and over 3 years of experience in hardware testing or design, demonstrated skills in circuit analysis, and proficiency with lab equipment. Competitive base salary ranges from $135,000 to $195,000 depending on experience.

Qualifications

  • 3+ years of experience in hardware test or design.
  • Ability to produce test documentation from schematic designs.
  • Knowledge of the full hardware product lifecycle.

Responsibilities

  • Support Hardware Electrical Design teams in circuit validation.
  • Develop comprehensive hardware validation plans.
  • Debug complex failures in hardware components.

Skills

Electronic circuit analysis
Testing and debugging
Lab equipment usage
Automating lab equipment

Education

Bachelor's degree in Electrical Engineering

Tools

Oscilloscopes
Environmental chambers
Python

Job description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

As a Senior/Staff Electronics Engineer you will join the Hardware Electrical Validation team at Astera Labs, linking between the Hardware Electrical Design teams and Post-Silicon Electrical Validation teams, among others.

Note: This role is not post-silicon electrical validation; it is electrical validation of PCBAs and related hardware products.

Key Responsibilities
  • Support the Hardware Electrical Design teams with de-risking circuits and modules from project kick-off to gerber out.
  • Develop comprehensive hardware electrical validation plans using correct test methods and processes.
  • Bring up the PCBAs upon arrival in the lab, and execute the electrical validation plans to validate all circuits on the board.
  • Debug complex multi-point failures in hardware - power regulators, DPMs, clock synthesizers, digital control paths, I2C, SPI, etc.
  • Rework components on the PCBAs to unblock debugging activities.
  • Pre-empt and de-risk system validation architectures - collaborate with the System Validation teams.
  • Support hardware activities in auxiliary teams - Post-Silicon Electrical Validation, Product Apps, System Validation, FAEs, etc.
  • Support the new designs using knowledge of existing products to de-risk new features and requirements.
  • Self-informed of new industry test standards and equipment to introduce modern testing methodologies.
  • Specify test equipment, develop test fixtures, help improve hardware lab functions.
Required Skills
  • Demonstrated strong skills in electronic circuit analysis, comprehensive testing and debug
  • Bachelor degree in EE with 3+ years of experience in hardware test or design
  • Expert understanding of design and test for power regulators, PDNs, Bode, clock generators
  • Ability to produce test description from a schematic design, and execute and document results
  • Demonstrated knowledge of the full hardware product lifecycle from Project Kick-off to RTM
  • Lab equipment for hardware test - oscilloscopes, e-loads, VNA, TDR, environmental chambers, etc.
  • Automating lab equipment to optimize test processes, Python preferred
Preferred Skills
  • Measurements of high-speed interfaces - PCIe, DDR, 25/50G/100G SERDES, etc.
  • EMI/EMC compliance
  • Technical writing skills - ECOs, Bug Reports, Rework WIs, MCOs, etc.
  • PLM, Arena or equivalent
  • Understanding of the ASIC/silicon product development process

Base salary ranges are $135,000–$165,000 USD for Senior-level candidates and $160,000–$195,000 USD for Staff-level candidates. Compensation will be determined based on the candidate’s experience, scope of impact, and alignment with employees in similar positions.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior/Tech Lead Silicon Validation Engineer
Senior/Tech Lead Silicon Validation Engineer

Asteralabs • California (MO)

On-site
USD 148,000 - 165,000
Senior Principal System Validation Engineer
Senior Principal System Validation Engineer

Asteralabs • San Jose (CA)

On-site
USD 205,000 - 255,000
Principal Silicon Validation Engineer
Principal Silicon Validation Engineer

Asteralabs • San Jose (CA)

On-site
USD 203,000 - 250,000
Senior / Staff System Validation Engineer
Senior / Staff System Validation Engineer

Asteralabs • San Jose (CA)

On-site
USD 135,000 - 195,000
Hardware Lab Engineer
Hardware Lab Engineer

Asteralabs • San Jose (CA)

On-site
USD 160,000 - 200,000
Technical Lead Physical Design Engineer
Technical Lead Physical Design Engineer

Asteralabs • San Jose (CA)

On-site
USD 135,000 - 195,000
Principal Silicon Validation Engineer, SerDes/PAM4
Principal Silicon Validation Engineer, SerDes/PAM4

Asteralabs • San Jose (CA)

On-site
USD 185,000 - 230,000
Senior Principal System Validation Engineer
Senior Principal System Validation Engineer

Astera Labs • San Jose (CA)

On-site
USD 184,000 - 260,000
Senior Product Engineer
Senior Product Engineer

Astera Labs • San Jose (CA)

On-site
USD 135,000 - 165,000
Senior Product Engineer
Senior Product Engineer

Asteralabs • San Jose (CA)

On-site
USD 135,000 - 165,000