Senior Product Engineer

Astera Labs

San Jose (CA)

On-site

USD 135,000 - 165,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Astera Labs is looking for a Senior Product Engineer in San Jose, California to develop high-speed, low-power semiconductor products. The ideal candidate should have a strong background in electrical or computer engineering and experience in product development, particularly in PCIe technologies. This role demands excellent teamwork and problem-solving skills to deliver quality results.

The position offers a competitive salary range of USD 135,000 to USD 165,000 based on experience and location. Astera Labs values diversity and encourages everyone with relevant experience to apply.

Qualifications

  • Minimum of 2 years of experience in post silicon product development.
  • Experience in high-speed product development.
  • Hands-on experience with Advantest 93k ATE platform.

Responsibilities

  • Lead and develop high-speed semiconductor products.
  • Collaborate with silicon validation teams.
  • Monitor device ATE test yields and quality.

Skills

Product development experience
PCIe Gen3 and above
Problem-solving skills
Team player
Data analysis skills

Education

Bachelor’s degree in electrical or computer engineering
Master’s degree (preferred)

Tools

Advantest 93k ATE platform
JMP
Spotfire

Job description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Job Description

We are seeking an experienced and hands‑on Senior Product Engineer to lead and develop next‑generation high‑speed, high‑performance and low‑power semiconductor products in advanced process node. The ideal candidate possesses breadth of industry experience in high‑speed product development in the field of product and/or test engineering, can apply fundamentals in circuit, ATE, and test program to aid problem solving, and is a self‑driven, result focused go‑getter in the pursuit of goals and objectives.

Basic Qualifications
  • Minimum of 2 years of experience in the field of post silicon product development dealing with high‑speed XCVR (product, test or validation)
  • Experience in working with PCIe Gen3 and above
  • Have gone through at least one cycle of full product development life cycle
  • Strong academic/technical background in electrical or computer engineering; Bachelor’s is required; MS preferred
  • Strong problem‑solving skills that involve system level analysis with test hardware, test program and DUT.
  • Digital and analog circuit level understanding for DUT.
  • Excellent team player with great communication skills
  • Professional attitude with the ability to prioritize a dynamic list of multiple tasks
Required Experience
  • Hands on experience with using the Advantest 93k ATE platform with specific skills updating ATE test programs for wafer sort and final test solutions
  • Hands‑on knowledge of NRZ/PAM4 SerDes protocols like PCIe (Gen3 and above), Ethernet (25G and above), etc. and/or memory interfaces such as (LP)DDR5/4.
  • Detailed mindset monitoring device ATE test yields, ATE test time, device quality and rolling out new ATE test programs using consistent BKMs
  • Strong data analysis skills using tools such as JMP or Spotfire calculating limits and drawing conclusions
  • Energetic work mindset meeting the demands of shipping quality parts to Astera Labs’ customers through the manufacturing stage of development
Preferred Experience
  • Working with silicon validation teams to ensure device performance meets production requirements.
  • Firmware development in C/C++, scripting in Python, or other equivalent programming experience.
  • Hands on experience in product/package qualification

The base salary range is USD 135,00 - USD 165,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non‑binary people, veterans, parents, and individuals with disabilities.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Product Engineer
Senior Product Engineer

Asteralabs • San Jose (CA)

On-site
USD 135,000 - 165,000
Principal Product Engineer
Principal Product Engineer

Asteralabs • San Jose (CA)

On-site
USD 185,000 - 240,000
Senior/Tech Lead Silicon Validation Engineer
Senior/Tech Lead Silicon Validation Engineer

Asteralabs • California (MO)

On-site
USD 148,000 - 165,000
Hardware Lab Engineer
Hardware Lab Engineer

Asteralabs • San Jose (CA)

On-site
USD 160,000 - 200,000
Senior Principal Digital Design Engineer
Senior Principal Digital Design Engineer

Asteralabs • San Jose (CA)

On-site
USD 205,000 - 255,000
Discretionary bonus
Incentives
Benefits
Principal ATE Test Engineer
Principal ATE Test Engineer

Asteralabs • San Jose (CA)

On-site
USD 209,000 - 230,000
Senior Principal System Validation Engineer
Senior Principal System Validation Engineer

Asteralabs • San Jose (CA)

On-site
USD 205,000 - 255,000
Principal Silicon Validation Engineer, SerDes/PAM4
Principal Silicon Validation Engineer, SerDes/PAM4

Asteralabs • San Jose (CA)

On-site
USD 185,000 - 230,000
Principal Silicon Validation Engineer
Principal Silicon Validation Engineer

Asteralabs • San Jose (CA)

On-site
USD 203,000 - 250,000
Senior Digital Design Engineer, IP and Methodology
Senior Digital Design Engineer, IP and Methodology

Asteralabs • San Jose (CA)

On-site
USD 135,000 - 195,000
Discretionary bonus
Incentives and benefits