Senior SoC Microarchitect

Xcelerium

Irvine (CA)

On-site

USD 90,000 - 150,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

An established industry player is seeking a skilled SoC Microarchitect to innovate and design cutting-edge digital systems. In this pivotal role, you will leverage your expertise in microprocessor architecture and collaborate with diverse teams to create high-performance RISC-V cores. You'll engage in technical leadership, driving innovation while balancing power, performance, and area trade-offs. This is a unique opportunity to work with advanced technologies in a dynamic environment, contributing to the future of edge processing and AI. If you are passionate about technology and thrive in collaborative settings, this role is perfect for you.

Qualifications

  • 5+ years of experience with microprocessor architecture and successful implementations.
  • Strong programming skills in Python, C/C++, and Chisel are highly desirable.

Responsibilities

  • Design and implement high-performance, low-power digital designs for ASICs and SoCs.
  • Collaborate with teams to optimize microarchitecture and ensure seamless integration.

Skills

Microprocessor Architecture
Python
C/C++
Chisel
Assembly Language
Fixed and Floating Point Arithmetic
Data Path Design

Education

Bachelor's in Computer Engineering
Bachelor's in Electrical Engineering

Tools

EDA Tools
RISC-V Architecture

Job description

Direct message the job poster from Xcelerium

Solving the Industry's Greatest Challenges in Making Sense of the Edge

About Xcelerium:

Xcelerium is a fabless semiconductor company developing advanced edge processors that bring AI processing to high-bandwidth sensors and wireless devices, unlocking hidden insights from every RF signal.

Working at Xcelerium will provide an opportunity to work on a complex development from the ground up and become familiar with cutting edge technologies such as wireless signal processing, computer vision, sensor fusion, machine learning, and inner workings of frameworks such as TensorFlow, PyTorch, OpenCL, and OpenGL. In addition, the application domains will be 5G, UAVs/Drone, Robots, and Autonomous Vehicles which provide enormous scope for growth and making an impact.

Job Summary:

As an SoC Microarchitect, you will play a key role in designing and implementing state-of-the-art digital systems, SoCs, and high-performance RISC-V cores. You will collaborate closely with systems, software, and hardware design teams, as well as the physical implementation team, to architect microarchitectures that optimize power, performance, and area (PPA). We are looking for an innovative thinker who balances pragmatic engineering solutions with breakthrough ideas that push the boundaries of what’s possible.

Key Responsibilities

Microarchitecture Design and Implementation:

  • Architect, design, and implement high-performance, low-power, and area-efficient digital designs for ASICs and SoCs using industry-standard EDA tools.
  • Develop and specify microarchitectures, ensuring great documentation and fostering a culture of collaborative design.
  • Optimize microarchitectures through innovative design techniques while balancing power, performance, and area trade-offs.

Collaboration and Cross-functional Integration:

  • Work closely with the physical implementation team to conduct power, performance, and area experiments, evaluating and optimizing different microarchitecture trade-offs.
  • Collaborate with performance modelling team to model functionality and explore performance optimizations, ensuring alignment with product requirements.
  • Engage with systems and software teams to ensure seamless integration and functionality from design through verification.

Technical Leadership and Innovation:

  • Drive technical innovation by exploring emerging technologies and methodologies, particularly within the RISC-V ecosystem.
  • Actively participate in design reviews, code reviews, and contribute to continuous improvement of design methodologies.

Technical Qualifications

  • Bachelor’s in Computer Engineering or Electrical Engineering.
  • 5+ years of experience with microprocessor architecture work culminating in several successful implementations.
  • Familiarity with processor architecture, memory and cache subsystems, on-chip interconnects, and network-on-chip technology.
  • Knowledge of RISC-V architectures is a strong plus.
  • Strong programming skills in Python, C/C++, Chisel or assembly language are highly desirable.
  • Experience with fixed and floating point arithmetic and data path design is desirable.

Other Requirements

  • Passion for learning new technologies.
  • Taking pride in always producing high-quality code and documentation.
  • Comfortable and willing to work with team members from different disciplines, different levels, and across time zones.
Seniority level

Mid-Senior level

Employment type

Full-time

Job function

Information Technology

Industries

Internet Publishing

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Digital Design Engineer
Digital Design Engineer

Xcelerium • Irvine (CA)

On-site
USD 130,000 - 160,000
Senior VLSI Physical Design Engineer
Senior VLSI Physical Design Engineer

Xcelerium • Irvine (CA)

On-site
USD 130,000 - 180,000
Competitive compensation package
SoC Architect
SoC Architect

TylSemi, Inc. • San Jose (CA)

On-site
USD 175,000 - 350,000
SOC Architect
SOC Architect

OpenAI • San Francisco (CA)

On-site
USD 150,000 - 200,000
Lead SoC Design Engineer
Lead SoC Design Engineer

jobr.pro • Los Altos (CA)

On-site
USD 190,000 - 230,000
Digital Design Engineer
Digital Design Engineer

BrainChip • Irvine (CA)

Hybrid
USD 100,000 - 140,000
Hybrid work arrangement
Lead SoC Architect - India
Lead SoC Architect - India

Bolt Graphics, Inc. • Sunnyvale (CA)

On-site
USD 150,000 - 200,000
Senior Software Engineer – AI Compiler & Runtime Infrastructure
Senior Software Engineer – AI Compiler & Runtime Infrastructure

Xcelerium • Irvine (CA)

Hybrid
USD 190,000 - 260,000
Comprehensive medical, dental, and vision coverage
401(k) plan
Paid time off (PTO)
+1
Digital IC Design Engineer | EP
Digital IC Design Engineer | EP

118-WW TMG MFG OPS • Dallas (TX)

On-site
USD 120,000 - 180,000
SoC Architect
SoC Architect

TylSemi • San Jose (CA)

On-site
USD 175,000 - 350,000