Senior SoC Interconnect Architecture Lead

Arm

San Jose (CA)

On-site

USD 397,800 - 538,200

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Arm is seeking an experienced SoC Interconnect Technology Team Lead to drive the architecture, design, and execution of next-generation coherent and non-coherent interconnect solutions for advanced SoCs. You will lead a high-performing team and shape system-level optimization across CPU, GPU, memory, and system teams to deliver robust interconnect IP and guide future Arm SoC architectures.

The role emphasizes performance, power efficiency, and scalability, with responsibilities spanning

Qualifications

  • 15+ years of experience in SoC architecture/design with a focus on interconnects or system fabrics.
  • Proven track record delivering large-scale SoCs (mobile, battery-powered, or high-performance compute platforms).
  • Deep understanding of coherent interconnect protocols (e.g., AMBA ACE, CHI, CCIX, CXL, or similar).
  • Strong experience with non-coherent interconnects (AXI, NoC-based fabrics, etc.).
  • Experience leading cross-functional teams and driving complex projects to tape-out.

Responsibilities

  • Lead the architecture and development of coherent and non-coherent interconnect fabrics for complex SoCs.
  • Define and drive system-level interconnect strategies, including topology, QoS, latency, bandwidth, and power optimization.
  • Collaborate with CPU, GPU, NPU, memory, and system teams to ensure seamless integration and performance scaling.
  • Drive adoption and implementation of industry standards (e.g., AMBA AXI/ACE/CHI or equivalent).
  • Own performance modeling, analysis, and bottleneck identification across use cases.
  • Guide microarchitecture, RTL design, and verification strategy for interconnect IP.
  • Lead debug and root-cause analysis of complex system-level issues.
  • Mentor and grow a team of architects and engineers.
  • Contribute to roadmap planning for next-generation SoC interconnect technologies.

Skills

Leadership
System-level thinking
Mentoring
Stakeholder management
Strategic influence

Education

Bachelor's degree in Electrical Engineering or related field

Tools

RTL design tools
Modeling tools
Simulation and verification

Job description

Arm is seeking an experienced SoC Interconnect Technology Team Lead to drive the architecture, design, and execution of next-generation coherent and non-coherent interconnect solutions for advanced SoCs. You will lead a high-performing team and shape system-level optimization across CPU, GPU, memory, and system teams to deliver robust interconnect IP and guide future Arm SoC architectures.

The role emphasizes performance, power efficiency, and scalability, with responsibilities spanning

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SoC Interconnect Technology Team Lead
SoC Interconnect Technology Team Lead

Arm • San Jose (CA)

On-site
USD 397,800 - 538,200
Senior SoC Architect: High-Performance Silicon
Senior SoC Architect: High-Performance Silicon

Arm Limited • Austin (TX)

On-site
USD 250,000 - 338,000
Senior SoC Architect: Scalable, High-Performance Silicon
Senior SoC Architect: Scalable, High-Performance Silicon

Arm • Chandler (AZ)

Hybrid
USD 308,600 - 417,500
Senior SoC Architect — Hybrid, Next-Gen Silicon Innovation
Senior SoC Architect — Hybrid, Next-Gen Silicon Innovation

Arm Limited • United States

Hybrid
USD 309,000 - 418,000
SoC Performance Architect — Hybrid, Interconnect IP
SoC Performance Architect — Hybrid, Interconnect IP

Arm Limited • Austin (TX)

Hybrid
USD 198,000 - 268,000
Hybrid working model
SoC Design Lead Engineer
SoC Design Lead Engineer

ScaleFlux, Inc. • Milpitas (CA)

On-site
USD 150,000 - 210,000
Senior SoC Design Engineer: Micro-Architecture & ARM IP
Senior SoC Design Engineer: Micro-Architecture & ARM IP

Arm • Austin (TX)

Hybrid
USD 162,000 - 219,000
Competitive base salary
Annual bonus
RSUs
+3
Principal Design Engineer — High-Speed Interconnect RTL
Principal Design Engineer — High-Speed Interconnect RTL

Arm • Austin (TX)

Hybrid
USD 249,900 - 338,100
Lead Architect: Next-Gen Compute & Memory Systems
Lead Architect: Next-Gen Compute & Memory Systems

Arm Limited • San Jose (CA)

Hybrid
USD 323,000 - 437,000
Hybrid working
Recruitment accommodations
Equal opportunities
Lead Architect, Next-Gen Compute & Systems
Lead Architect, Next-Gen Compute & Systems

Arm • Austin (TX)

Hybrid
USD 323,000 - 437,000
Hybrid work model
Accommodations during recruitment