Senior SoC/ASIC Lead Engineer & Architect

AMD

San Jose (CA)

On-site

USD 180,000 - 320,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

AMD is seeking a technically versatile engineer to elevate impact across the chip development lifecycle, from architecture through production. You’ll work as a technical partner to chip leads within cross-functional teams, owning full chip programs and making significant contributions from day one.

You will thrive in ambiguous environments, lead across architecture, RTL, verification, physical design, and manufacturing, and influence stakeholders without formal authority.

Qualifications

  • 10+ years in semiconductor industry.
  • 8+ years of hands-on ASIC/FPGA design.
  • Experience across architecture, RTL, verification, physical design, packaging, power, silicon bring-up, and production ramp.
  • Knowledge of ASIC/FPGA design tools and languages (Verilog, VHDL, SystemVerilog).
  • Ability to operate in ambiguous environments and adapt to changing requirements.

Responsibilities

  • Lead chip design initiatives from architectural concept through production release.
  • Provide technical guidance across all phases of the chip development lifecycle.
  • Drive technical decisions in ambiguous and rapidly evolving project environments.
  • Develop a broad understanding of system-level tradeoffs while maintaining core expertise.
  • Partner with chip leads and program managers for scheduling, resource planning, and risk mitigation.
  • Interface with customers, foundries, IP vendors, and EDA tool suppliers.
  • Coordinate activities across hardware, software, systems, validation, and product teams.
  • Build alignment and drive consensus among diverse stakeholders.
  • Navigate complex situations with limited direction and establish clear execution plans.
  • Drive continuous improvement in design methodologies and engineering practices.

Skills

ASIC/FPGA design
SoC architecture
RTL design
Verification
Physical design
DFT/mfg tech
Verilog/SystemVerilog
EDA tools

Education

Bachelor's degree in Electrical/Computer Engineering or related field
Master's degree

Tools

Verilog
VHDL
SystemVerilog
EDA tools

Job description

AMD is seeking a technically versatile engineer to elevate impact across the chip development lifecycle, from architecture through production. You’ll work as a technical partner to chip leads within cross-functional teams, owning full chip programs and making significant contributions from day one.

You will thrive in ambiguous environments, lead across architecture, RTL, verification, physical design, and manufacturing, and influence stakeholders without formal authority.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior SoC/ASIC Lead Engineer: Architecture to Production
Senior SoC/ASIC Lead Engineer: Architecture to Production

Advanced Micro Devices • San Jose (CA), Northern (KY)

Hybrid
USD 180,000 - 260,000
Senior SoC/ASIC Tech Lead – End-to-End Chip Programs
Senior SoC/ASIC Tech Lead – End-to-End Chip Programs

AMD (Advanced Micro Devices) • San Jose (CA)

On-site
USD 150,000 - 190,000
Senior ASIC Chip Lead & Architect
Senior ASIC Chip Lead & Architect

AMD • San Jose (CA)

On-site
USD 180,000 - 250,000
Systems & SoC Architect: Lead Verification & Design
Systems & SoC Architect: Lead Verification & Design

Socket.dev • Austin (TX)

On-site
USD 180,000 - 240,000
Benefits at a glance
Senior Technical Program Lead - Embedded Systems
Senior Technical Program Lead - Embedded Systems

Socket.dev • San Jose (CA)

On-site
USD 120,000 - 160,000
Senior Chip Lead Engineer-SoC/ASIC
Senior Chip Lead Engineer-SoC/ASIC

AMD • San Jose (CA)

On-site
USD 180,000 - 320,000
Senior Chip Lead Engineer-SoC/ASIC
Senior Chip Lead Engineer-SoC/ASIC

Advanced Micro Devices • San Jose (CA), Northern (KY)

On-site
USD 180,000 - 260,000
Senior Chip Lead Engineer-SoC/ASIC
Senior Chip Lead Engineer-SoC/ASIC

AMD (Advanced Micro Devices) • San Jose (CA)

On-site
USD 150,000 - 190,000
Senior ASIC RTL Design Engineer
Senior ASIC RTL Design Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 180,000 - 280,000
Senior RTL Design Lead — CPU Microarchitecture
Senior RTL Design Lead — CPU Microarchitecture

AMD • Santa Clara (CA)

On-site
USD 210,000 - 320,000