Senior SIPI Architect: High-Speed Hardware

Meta

Menlo Park (CA)

On-site

USD 173,000 - 245,000

Full time

33 hours ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Meta seeks a Signal Integrity and Power Integrity Engineer in Menlo Park to design, analyze, and validate SIPI aspects of our hardware platforms. You will lead system-level SIPI design, from concept through deployment, and mentor engineers across multiple teams to maintain Meta’s hardware leadership.

You will architect SIPI strategies, influence architecture trade-offs, and collaborate with electrical, silicon, and packaging teams, ensuring robust PDN and high-speed interface performance.

Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering or related field.
  • 8+ years of SIPI simulation, measurement, or electrical design experience.
  • Experience delivering electrical products from concept through validation to production or deployment.
  • Advanced knowledge of SIPI fundamentals: impedance, transmission lines, PDN, EMI.
  • Experience with industry-standard SIPI tools (Cadence Sigrity, Ansys SIwave, Keysight ADS, HFSS, Hyperlynx, CST, HSPICE).
  • Experience with lab equipment for SIPI validation (TDR, VNA, high-speed oscilloscopes).
  • Experience with PCB/flex design or manufacturing processes.
  • Experience with high-speed interfaces (DDR, PCIe, MIPI, USB, Ethernet).
  • Effective communication and collaboration across teams and external partners.

Responsibilities

  • Architect and lead system-level SIPI design, simulation, and validation for high-speed interfaces and PDN.
  • Develop and continuously improve SIPI methodologies, standards, and guidelines.
  • Drive SIPI strategy and influence architecture, trade-offs, and manufacturing processes across projects.
  • Lead cross-functional collaboration with electrical, silicon, packaging, PCB layout, firmware, mechanical, software, and external partners.
  • Guide vendors in developing high-speed signaling interconnects and compliance testing.
  • Own SIPI validation strategy, including test plans, lab measurements, and compliance.
  • Troubleshoot SIPI design issues using simulation and lab data.
  • Drive failure analysis, root-cause investigations, and DOE.
  • Mentor engineers and contribute to process improvements.
  • Communicate findings to stakeholders and leadership.
  • Stay current with industry trends and integrate new SIPI approaches.

Skills

SIPI experience
High-speed interfaces
Lab measurement equipment
Cross-functional collaboration

Education

Bachelor's or Master's in Electrical Engineering

Tools

Cadence Sigrity
Ansys SIwave
Keysight ADS
HFSS
Hyperlynx
CST Microwave Studio
HSPICE

Job description

Meta seeks a Signal Integrity and Power Integrity Engineer in Menlo Park to design, analyze, and validate SIPI aspects of our hardware platforms. You will lead system-level SIPI design, from concept through deployment, and mentor engineers across multiple teams to maintain Meta’s hardware leadership.

You will architect SIPI strategies, influence architecture trade-offs, and collaborate with electrical, silicon, and packaging teams, ensuring robust PDN and high-speed interface performance.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead SIPI Architect — High-Speed Hardware + Equity
Lead SIPI Architect — High-Speed Hardware + Equity

Meta Careers • New York (NY)

On-site
USD 173,000 - 245,000
Equity
Bonus
Benefits
Lead System-Level Signal & Power Integrity Engineer
Lead System-Level Signal & Power Integrity Engineer

Meta • Sunnyvale (CA), San Diego (CA), Redmond (WA)

On-site
USD 180,000 - 240,000
Senior Silicon Packaging & SI/PI Engineer
Senior Silicon Packaging & SI/PI Engineer

Meta • Menlo Park (CA)

On-site
USD 178,000 - 250,000
Senior SI/PI Engineer for 2.5D/3D Chip-Package Systems
Senior SI/PI Engineer for 2.5D/3D Chip-Package Systems

Meta • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Signal Integrity / Power Integrity Engineer
Signal Integrity / Power Integrity Engineer

Meta • Sunnyvale (CA), San Diego (CA), Redmond (WA)

On-site
USD 180,000 - 240,000
Senior SIPI Design Engineer: High-Speed SerDes & PDN
Senior SIPI Design Engineer: High-Speed SerDes & PDN

Microchip • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits day one
ESPP with 2-year look back
Senior SIPI Engineer — High-Speed PDN & SerDes
Senior SIPI Engineer — High-Speed PDN & SerDes

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Senior SI/PI Engineer for High-Speed AI Hardware
Senior SI/PI Engineer for High-Speed AI Hardware

Majestic Labs ai • Los Altos (CA)

On-site
USD 150,000 - 210,000
Senior SI/PI Engineer for Multi-Gigabit PCB & PDN
Senior SI/PI Engineer for Multi-Gigabit PCB & PDN

The Consensus • San Jose (CA)

On-site
USD 140,000 - 230,000
Medical, dental & vision coverage
Housing subsidy
Relocation support
+3
Senior SI/PI Engineering Manager - High-Speed Systems
Senior SI/PI Engineering Manager - High-Speed Systems

MediaTek Research Lab Inc. • San Jose (CA)

On-site
USD 180,000 - 301,000
Health insurance
Life insurance
Disability insurance
+6