Senior SI/PI Engineer — Serdes for Starlink Payloads

SpaceX

Palo Alto (CA)

On-site

USD 180,000 - 240,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

SpaceX is seeking a Sr. SI/PI Engineer to own signal integrity and power integrity for Starlink satellite hardware, from silicon architecture through PCB layout and production.

You will collaborate with RF, antenna, ASIC, packaging, mechanical, software, and other engineers to architect new products, define PDN and channel specs, and drive debugging across the lifecycle.

This role requires hands-on analysis, leadership across teams, and a passion for delivering best-in-class space hardware.

Qualifications

  • Bachelor’s degree in electrical engineering, computer engineering, or physics.
  • 5+ years designing circuits, hardware, or electronic products.
  • 2+ years with 3D EM tools and high-speed digital channel simulators (CST, HFSS, ADS).
  • 2+ years of research or industry experience with high-speed digital design or power integrity.

Responsibilities

  • Specify, design, simulate, verify, qualify, define production screens for, and generally troubleshoot SI and PI aspects of advanced satellite hardware.
  • Work alongside RF, antenna, ASIC, packaging, mechanical, software, supply chain, and production engineers to architect new products with novel channels and power delivery.
  • Derive top-level specifications for PCB materials and channel subcomponents.
  • Design and optimize transition structures for the entire channel from die bump to die bump.
  • Drive detailed component selection to accompany PDN designs.
  • Root cause and fix issues found in PCB manufacturing, PCBA test, or satellite integration.
  • Define best practices, simulation workflows, test methodologies, sign-off criteria, and lab equipment needs for all SI/PI needs on Starlink satellite payloads.

Skills

Python
C/C++
Cross-functional collaboration
Power integrity
High-speed digital design
EMI/EMC troubleshooting

Education

Bachelor's degree in Electrical/Computer Engineering or Physics

Tools

CST
HFSS
ADS

Job description

SpaceX is seeking a Sr. SI/PI Engineer to own signal integrity and power integrity for Starlink satellite hardware, from silicon architecture through PCB layout and production.

You will collaborate with RF, antenna, ASIC, packaging, mechanical, software, and other engineers to architect new products, define PDN and channel specs, and drive debugging across the lifecycle.

This role requires hands-on analysis, leadership across teams, and a passion for delivering best-in-class space hardware.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior SI/PI Engineer, Satellite Payloads
Senior SI/PI Engineer, Satellite Payloads

SPACE EXPLORATION TECHNOLOGIES CORP • Palo Alto (CA)

On-site
USD 140,000 - 210,000
Senior SI/PI Engineer - Satellite Payloads
Senior SI/PI Engineer - Satellite Payloads

SPACE EXPLORATION TECHNOLOGIES CORP • Palo Alto (CA)

On-site
USD 180,000 - 250,000
Starlink Signal Integrity Engineer - SerDes & High-Speed RF
Starlink Signal Integrity Engineer - SerDes & High-Speed RF

SPACE EXPLORATION TECHNOLOGIES CORP • Palo Alto (CA), Northern (KY)

Hybrid
USD 115,000 - 185,000
Stock options
Medical coverage
401(k)
+2
Starlink Signal Integrity Engineer - SerDes & Satellites
Starlink Signal Integrity Engineer - SerDes & Satellites

SpaceX • Redmond (WA)

On-site
USD 105,000 - 175,000
Stock options and long-term incentives
Performance bonuses
Comprehensive medical, vision, and0d
+6
Signal Integrity Engineer – High‑Speed Serdes for Satellites
Signal Integrity Engineer – High‑Speed Serdes for Satellites

SpaceX • Palo Alto (CA)

On-site
USD 115,000 - 185,000
Stock options
401(k) plan
Medical, vision, dental
Signal Integrity Engineer - High-Speed Serdes for Starlink
Signal Integrity Engineer - High-Speed Serdes for Starlink

Future Ventures • Palo Alto (CA)

On-site
USD 115,000 - 185,000
Stock options
401(k) plan
Medical, vision, and dental coverage
+1
Signal Integrity Engineer: High‑Speed Serdes for Starlink
Signal Integrity Engineer: High‑Speed Serdes for Starlink

Future Ventures • Redmond (WA)

On-site
USD 105,000 - 175,000
401(k) plan
Stock options
Paid parental leave
+2
Signal Integrity Engineer: High-Speed Serdes Satellites
Signal Integrity Engineer: High-Speed Serdes Satellites

InvestedintheMission • Redmond (WA)

On-site
USD 105,000 - 175,000
Stock options
Medical coverage
Vision coverage
+4
Signal Integrity Engineer — High-Speed SerDes for Satellites
Signal Integrity Engineer — High-Speed SerDes for Satellites

InvestedintheMission • Palo Alto (CA)

On-site
USD 115,000 - 185,000
Sr. SI/PI Engineer - Serdes, Satellites (Starlink)
Sr. SI/PI Engineer - Serdes, Satellites (Starlink)

SpaceX • Palo Alto (CA)

On-site
USD 180,000 - 240,000