Senior Reliability Engineer – Silicon SoC Leader

Apple Inc.

Cupertino (CA)

On-site

USD 185,000 - 325,000

Full time

32 hours ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical and dental coverage
Retirement benefits
Employee stock purchase plan
Tuition reimbursement
Discounted products and services

Job summary

Apple Inc. in Cupertino, CA, seeks a Reliability Engineer Lead to drive qualification of next-generation silicon, leading product, process and package reliability tests from design to qualification.

You will lead Design for Reliability and Design for Test, coordinate stress tests, manage supplier audits, and guide silicon fab, packaging and test partners to ensure product reliability. Strong JEDEC expertise and 10+ years in semiconductor reliability are required.

Qualifications

  • Experience with JEDEC reliability and quality related standards.
  • 10+ years of semiconductor engineering in Reliability/Quality/Product Engineering.
  • Experience with silicon product level reliability qualification and lifetime behavior model.
  • Prior experience defining hardware setups and equipment for life, environmental, ESD, Latch-Up and other tests.
  • Validated auditing of supplier sites, materials and processes.
  • Experience driving suppliers in silicon Fab process / packaging / assembly, test, ongoing reliability monitoring, post-production qualification.
  • Familiar with process flows, specifications, and supervising supplier performance (process Cpk, yield, qualification report, etc.)
  • Possess knowledge on practice of FAI to validate the work suppliers are doing prior to production stage.

Responsibilities

  • Drive requirements and execution of product, process and package qualification and reliability stress tests from design to qualification completion.
  • Drive and review Design for Reliability and Design for Test to ensure stress-ability and testability.
  • Lead preparation for qualification including corner skew material, BIB/Socket, waveform, electrical bias, thermal effects, lifetime estimation.
  • Implement POR of process flows, workmanship standards and supervise product performance.
  • Perform FAI to ensure critical goals are reviewed before engineering, pre-production and production release for Product manufacturing.
  • Drive investigation and resolution on qualification fallouts and product/process nonconformance through FA, CAR, 8D, and reporting.
  • Support PCN or ECN activities.
  • Conduct supplier audits when needed.
  • Assess/perform yield analysis and correlation analysis for all test levels including Pareto, statistics.
  • Drive/guide suppliers for improvement as needed.

Skills

JEDEC standards
Senior reliability engineering
Supplier management
Test equipment setup
Reliability qualification
Data analysis
FAI awareness

Job description

Apple Inc. in Cupertino, CA, seeks a Reliability Engineer Lead to drive qualification of next-generation silicon, leading product, process and package reliability tests from design to qualification.

You will lead Design for Reliability and Design for Test, coordinate stress tests, manage supplier audits, and guide silicon fab, packaging and test partners to ensure product reliability. Strong JEDEC expertise and 10+ years in semiconductor reliability are required.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SoC Silicon Reliability Engineer
SoC Silicon Reliability Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 184,700 - 324,800
Medical and dental coverage
Retirement benefits
Employee stock purchase plan
+2
System Reliability Engineer - Hardware & Failure Analysis
System Reliability Engineer - Hardware & Failure Analysis

Socket.dev • Cupertino (CA)

On-site
USD 110,000 - 170,000
Reliability Engineer Lead – Custom Silicon Management
Reliability Engineer Lead – Custom Silicon Management

Apple Inc. • Cupertino (CA)

On-site
USD 185,000 - 325,000
Medical and dental coverage
Retirement benefits
Employee stock purchase plan
+2
Lead Reliability Engineer, Semiconductors
Lead Reliability Engineer, Semiconductors

Nutanix • San Diego (CA)

On-site
USD 128,000 - 192,000
Imaging & Sensing Reliability Engineer
Imaging & Sensing Reliability Engineer

Socket.dev • Cupertino (CA)

On-site
USD 120,000 - 170,000
Board-Level Reliability Engineer – Semiconductors
Board-Level Reliability Engineer – Semiconductors

Intel Corporation • Chandler (AZ)

On-site
USD 121,000 - 171,000
Stock bonuses
Health benefits
Retirement plan
+1
Senior Reliability Engineer – Semiconductor Innovation
Senior Reliability Engineer – Semiconductor Innovation

Analog Devices • San Jose (CA)

On-site
USD 110,000 - 151,000
Medical coverage
Vision coverage
Dental coverage
+3
Senior Reliability Architect for Advanced SoCs
Senior Reliability Architect for Advanced SoCs

Qualcomm • San Diego (CA)

On-site
USD 180,200 - 270,200
Base salary
Bonus program
RSU grants
+2
Senior Reliability Engineer: Lead Strategy & Qualification
Senior Reliability Engineer: Lead Strategy & Qualification

Qualcomm • San Diego (CA)

On-site
USD 128,000 - 192,000
Annual bonus
RSU grants
Benefits package
Board-Level Reliability Lead — Semiconductors
Board-Level Reliability Lead — Semiconductors

Intel Corporation • United States

On-site
USD 121,000 - 171,000
Stock bonuses
Health benefits
Retirement plan
+1