Senior Physical Design Engineer - RTL-to-GDS Tapeout

TSMC - Taiwan Semiconductor Manufacturing Company Limited

California (MO)

Hybrid

USD 110,000 - 160,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Bonuses
Comprehensive benefits
Development opportunities

Job summary

TSMC - Taiwan Semiconductor Manufacturing Company Limited is seeking a Physical Design Engineer to drive the entire RTL-to-GDS flow, including synthesis, floorplanning, P&R, CTS, STA and signoff. The role reports to the Senior Manager at the San Jose Center and requires a strong track record in physical design for tapeouts, with a hybrid schedule (4 days in office).

You will join a high-caliber team focused on delivering cutting-edge semiconductor production and collaborating with customers at

Qualifications

  • Master’s degree in Electrical/Computer Science Engineering required.
  • Experience with RTL-GDS physical implementation.
  • In-depth knowledge of major EDA flows and tools.

Responsibilities

  • Complete entire physical implementation of the block level and tapeout production chip.
  • Block level floorplanning and quality analysis of floorplans.
  • Customize Clock Tree Structure and Place & Route.
  • Implement ECOs for timing closure.
  • Conduct EM/Noise and Power/IR analysis and fixes.
  • Perform DRC/LVS/ERC/ANTENNA analysis and cleanup.
  • Sign off on physical verification.

Skills

GDS/Netlist integration
EDA tools knowledge
TSMC N16 experience
Block-level P&R/signoff
Perl/TCL scripting
Customer-site work

Education

Master's degree in Electrical/Computer Science Engineering

Tools

Major EDA tools

Job description

TSMC - Taiwan Semiconductor Manufacturing Company Limited is seeking a Physical Design Engineer to drive the entire RTL-to-GDS flow, including synthesis, floorplanning, P&R, CTS, STA and signoff. The role reports to the Senior Manager at the San Jose Center and requires a strong track record in physical design for tapeouts, with a hybrid schedule (4 days in office).

You will join a high-caliber team focused on delivering cutting-edge semiconductor production and collaborating with customers at

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Physical Design Engineer - RTL-to-GDS Tapeout
Senior Physical Design Engineer - RTL-to-GDS Tapeout

TSMC - Taiwan Semiconductor Manufacturing Company Limited • San Jose (CA), Northern (KY)

Hybrid
USD 110,000 - 160,000
Hybrid work schedule
4 days in-office in San Jose
Senior ASIC/SoC Physical Design Engineer | P&R & Signoff
Senior ASIC/SoC Physical Design Engineer | P&R & Signoff

TSMC - Taiwan Semiconductor Manufacturing Company Limited • Town of Texas (WI)

Hybrid
USD 107,000 - 162,000
Senior SoC Physical Design Engineer - Tapeout & PPA
Senior SoC Physical Design Engineer - Tapeout & PPA

Micron Memory Malaysia Sdn Bhd • Folsom (CA)

On-site
USD 177,000 - 334,000
Senior Physical Design Lead — RTL to GDSII, 4nm/3nm
Senior Physical Design Lead — RTL to GDSII, 4nm/3nm

MediaTek Research Lab Inc. • San Jose (CA)

On-site
USD 179,000 - 286,000
Comprehensive health insurance
401(k) plan
Paid holidays and sick leave
+1
Senior Physical Design Engineer - Tapeout-Ready ASICs
Senior Physical Design Engineer - Tapeout-Ready ASICs

Analog Devices • Wilmington (MA)

On-site
USD 116,000 - 161,000
Discretionary bonus
Medical, vision and dental coverage
401k with company match
+1
Senior Physical Design Engineer - ASIC/SoC Tapeout Expert
Senior Physical Design Engineer - ASIC/SoC Tapeout Expert

Analog Devices • Wilmington (DE)

On-site
USD 117,000 - 161,000
Medical coverage
Vision/Dental coverage
401k plan
Senior Physical Design Engineer - 3nm & Low Power
Senior Physical Design Engineer - 3nm & Low Power

INA Solution • San Jose (CA)

Hybrid
USD 120,000 - 160,000
Senior SoC Physical Design Engineer: Lead Tapeout & PPA
Senior SoC Physical Design Engineer: Lead Tapeout & PPA

Micron Technology • Folsom (CA)

On-site
USD 177,000 - 334,000
Medical insurance
Dental insurance
Paid time-off
Senior SoC Physical Design Engineer - RTL-to-GDSII
Senior SoC Physical Design Engineer - RTL-to-GDSII

Value Innovation Labs • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Physical Design Engineer — PnR, PPA & Tapeout Ready
Physical Design Engineer — PnR, PPA & Tapeout Ready

Open Systems Inc. • Austin (TX)

On-site
USD 140,000 - 163,000