Senior Photonic Layout Design Engineer

NVIDIA Corporation

Santa Clara (CA)

Hybride

USD 148 000 - 276 000

Plein temps

14 jours+

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Avantages offerts par ce poste

Equity
Benefits

Résumé du poste

NVIDIA Corporation in Santa Clara is seeking a Senior Photonics Layout Design Engineer to own the physical design and verification of cutting‑edge photonic integrated circuits (PICs). You will guide designs from proof‑of‑concept to high‑volume manufacturing, collaborating with photonics, CMOS, packaging, and systems engineers to enable next‑gen Silicon Photonics and SERDES products.

The role emphasizes complex tape‑out ownership, automated layout workflows, and AI‑assisted design methods.

Qualifications

  • Requires BS/MS/PhD in EE, Physics, or related field or equivalent experience.
  • 12+ years of hands-on full-chip layout design in semiconductor, analog, or silicon photonics industries.
  • Deep understanding of analog circuit layout, Silicon Photonic constraints, and device physics in sub‑micron CMOS and SiPh.

Responsabilités

  • Lead full-loop manual and automated layout designs for waveguides, modulators, photodetectors, and mixed-signal I/Os.
  • Execute post-layout verification (DRC, LVS, fill, density) and mitigate layout‑dependent issues before tape-out.
  • Own layout of complex test structures and DOE‑driven validation to optimize process windows.
  • Develop AI-assisted design methods and layout automation scripts to improve productivity and reduce cycle times.

Connaissances

Python
SKILL
Perl
TCL
C++
Layout automation
Workflow optimization

Formation

BS/MS/PhD in Electrical Engineering or Physics or related

Outils

Cadence Virtuoso
Calibre
Hercules
ICV
Dracula
Primeyield

Description du poste

Are you seeking an outstanding opportunity? We are looking for a Senior Photonic Layout Design Engineer – someone who is excited to join a growing group of diverse individuals responsible for handling high-speed mixed-signal & Silicon Photonic Designs! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence. Join our diverse team today!

What You’ll Be Doing:

As a Senior Photonics Layout Engineer, you will take ownership of the physical design and verification of cutting-edge photonic integrated circuits (PICs), guiding designs from initial proof‑of‐concept phases to high‐volume manufacturing readiness. You will work within a highly collaborative, multidisciplinary team of photonics, CMOS, packaging, and systems engineers to drive next‑generation Silicon Photonics (SiPh) and SERDES products.

Layout Execution & Tape‑out Ownership:

Lead complex, full‑loop manual and automated layout designs for waveguides, modulators, photodetectors, and mixed‑signal functions (high‑speed/general I/Os, ESD structures). Drive the full tape‑out process, including floor planning, waveguide routing, and mask data preparation.

Verification & Mitigation:

Execute rigorous post‑layout verification (DRC, LVS, fill, density) across multiple stepping versions. Trace defect sources, mitigate layout‑dependent issues, and ensure DRC/LVS cleanliness prior to tape‑out.

Test Vehicle & Component Development:

Own the layout of complex test structures, active/passive full loops, and certification vehicles with large Design of Experiments (DOEs) to optimize for process windows.

Automation & AI‑Assisted Workflows:

Develop and implement AI‑assisted design methods, layout automation scripts, and custom Pcells to improve productivity, reduce development cycle times, and customize DRC/LVS checking flows.

What We Need to See:

To succeed in this role, candidates must possess a deep technical understanding of advanced node semiconductor fabrication, sophisticated automation capabilities, and a proven track record of first‑time success on high‑density chip designs. BS, MS, or Ph.D. in Electrical Engineering, Physics, or a closely related field (or equivalent experience). At least 12+ years of hands‑on, full‑chip layout design experience in semiconductor, analog, or silicon photonics industries. Deep understanding of analog circuit layout, Silicon Photonic constraints, and device physics within advanced sub‑micron CMOS and SiPh technologies. Proven expertise with Cadence Virtuoso (Custom Layout, SDL) and industry‑standard verification suites (Calibre, Hercules, ICV, Dracula, or Primeyield). Strong proficiency in programming and scripting languages (Python, SKILL, Perl, TCL, or C++) for layout automation, file I/O, data processing, and tape‑out flows. Ability to optimize workflows using best‑known methods (BKMs), and proactively collaborate with integration, and design rule teams to achieve high‑yield manufacturing goals.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 148,000 USD - 235,750 USD for Level 5, and 176,000 USD - 276,000 USD for Level 6. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until September 12, 2026. This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

NVIDIA pioneered accelerated computing. Today, our AI infrastructure powers global intelligence, transforming every industry. Learn more about NVIDIA.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Senior Digital Design Engineer - High-Speed I/O and Photonics
Senior Digital Design Engineer - High-Speed I/O and Photonics

NVIDIA Gruppe • Santa Clara (CA)

Sur place
USD 136 000 - 218 500
Equity
Benefits
Senior Mask Layout Design Engineer
Senior Mask Layout Design Engineer

NVIDIA • Santa Clara (CA)

Sur place
USD 132 000 - 236 000
Equity
Benefits package
Principal Thermal Mechanical Photonic Designer
Principal Thermal Mechanical Photonic Designer

NVIDIA Gruppe • Santa Clara (CA)

Sur place
USD 232 000 - 368 000
PCB Design Layout Engineer
PCB Design Layout Engineer

NVIDIA Corporation • Santa Clara (CA)

Hybride
USD 168 000 - 322 000
Equity
Benefits
Senior Mask Layout Design Engineer
Senior Mask Layout Design Engineer

NVIDIA • Austin (TX)

Sur place
USD 132 000 - 236 000
Equity
Benefits
Senior Mask Design Engineer – Hardware
Senior Mask Design Engineer – Hardware

NVIDIA • Oregon (WI)

Sur place
USD 136 000 - 259 000
Senior Mask Design Engineer – Hardware
Senior Mask Design Engineer – Hardware

NVIDIA • Colorado

Sur place
USD 136 000 - 259 000
Equity
Package Layout Engineer - Hardware
Package Layout Engineer - Hardware

NVIDIA • Santa Clara (CA)

Hybride
USD 108 000 - 184 000
Equity
Benefits
Senior Mask Design Engineer – Hardware
Senior Mask Design Engineer – Hardware

NVIDIA • California (MO)

Sur place
USD 136 000 - 259 000
Mask Design Engineer – Hardware
Mask Design Engineer – Hardware

NVIDIA Corporation • Santa Clara (CA)

Sur place
USD 108 000 - 184 000