Senior Manager, Mixed-Signal and Systems Validation

Broadcom; San Jose (CA); On-site; USD 168,000 - 268,000; Full time

Benefits offered by this job

Discretionary annual bonus

Equity grant and annual equity awards

Medical, dental and vision plans

401(K) matching

Job summary

Broadcom seeks a highly technical Senior Manager to lead a world‑class team responsible for post‑silicon validation, mixed‑signal IP verification, and system‑level testing of next‑gen HDD read channels and AI ASICs.

You will bridge silicon design and deployment, develop test strategies, and mentor engineers while collaborating with cross‑functional teams to meet performance, reliability and quality standards.

Qualifications

• Education: MS or PhD in Electrical Engineering, Computer Engineering, or closely related field.
• 15+ years in read channel/HDD design/validation, post-silicon validation, mixed-signal IC characterization, or system engineering.
• 5+ years managing technical engineering teams.
• Leadership track record of building high-performing engineering teams.

Responsibilities

• Lead and mentor validation and system integration engineers.
• Oversee scheduling, resource planning, and budgeting to hit milestones.
• Collaborate with ASIC Design, Architecture, Firmware, and Product Engineering to align validation requirements.
• Define and execute pre-silicon and post-silicon validation plans for HDD Read Channels and AI ASICs.
• Lead silicon bring-up, characterization, and debugging in the lab; drive test automation and scalable infrastructure.

Skills

Leadership

Validation

HDD read channel

AI/ASIC validation

Test automation

Python

MATLAB

Budgeting

Education

MS or PhD in Electrical Engineering, Computer Engineering or related field

Tools

Palladium emulation

Zebu emulators

Oscilloscopes

Logic analyzers

Lab automation tools

Job description

Job Description: We are seeking a highly technical Senior Manager to lead a world-class engineering team responsible for the post-silicon validation, mixed-signal IP verification, and system-level testing of next-generation Hard Disk Drive (HDD) Read Channels and advanced AI ASICs.

In this role, you will bridge the gap between silicon design and system deployment. You will work with the team to develop test strategies for the HDD read channel, mixed-signal IPs—including high-speed ADCs, PLLs, and feedback loops— and AI ASICs to ensure the systems meet the required standards of performance, reliability, and quality.

Key Responsibilities

• Lead & Mentor: Manage and mentor a talented team of validation and system integration engineers, fostering a culture of innovation, accountability, and continuous growth.
• Resource Allocation: Oversee project scheduling, resource planning, and budget management to ensure milestones are met on time and within scope.
• Cross-Functional Collaboration: Partner closely with ASIC Design, Architecture, Firmware, and Product Engineering teams to align on validation requirements and resolve complex technical issues.

HDD Read Channel & AI ASIC Validation

• Validation Strategy: Define and execute comprehensive pre-silicon and post-silicon validation plans for complex HDD Read Channels and high-performance AI ASICs. Pre-silicon validation is accomplished with Palladium and Zebu emulators, post silicon validation is on the ASICs using test systems designed for the devices.
• Silicon Bring-up: Lead the bring-up, characterization, and debugging of new silicon in the lab, identifying and root-causing hardware and architectural flaws.
• Test Automation: Drive the development of scalable, automated test infrastructure and methodologies to improve test coverage and execution efficiency.

Qualifications & Requirements

Education & Experience

• Education: Master’s (MS) or Ph.D. in Electrical Engineering, Computer Engineering, or a closely related technical field.
• Technical Experience: 15+ years of experience in read channel/HDD design/validation, post-silicon validation, mixed-signal IC characterization, or system engineering.
• Managerial Experience: 5+ years managing technical team of engineers.
• Leadership: Proven track record of managing, leading, and building high-performing technical engineering teams.

Technical Expertise

• Deep understanding of HDD architectures, signal processing, and Read Channel technologies and systems validation.
• Strong technical understanding of ADCs, PLLs, Continuous-Time Filters, and closed-loop feedback systems.
• Understanding AI/ML ASICs and accelerators.
• Strong expertise in System-Level Testing (SLT), board-level debugging, and lab equipment (oscilloscopes, logic analyzers, protocol analyzers).
• Proficient in test automation languages (e.g., Python, MATLAB) and lab equipment automation.
• Strong data analysis skills to interpret complex silicon characterization data.

Leadership Competencies

• Excellent communication and presentation skills, with the ability to translate complex technical concepts for executive leadership and stakeholders.
• Strong problem-solving skills and a data-driven approach to debugging and decision-making

Compensation And Benefits

The annual base salary range for this position is USD 167,500.00 To USD 268,000.00

As a valued member of our team, you\'ll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company\'s growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

R026783