ASIC Validation Lead/Manager

HCLTech

Fremont (CA)

On-site

USD 133,000 - 204,000

Full time

12 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

HCLTech is seeking an ASIC Validation Lead/Manager to lead and coordinate validation programs across pre-silicon and post-silicon efforts. You will drive end-to-end validation strategies, manage a multi-disciplinary team, and collaborate with design, firmware, software, and manufacturing to ensure product readiness.

You will oversee PVT, power, thermal analyses, and the development of Python-based automation and CI/CD workflows, while advancing operational excellence and data-driven decision

Qualifications

  • 10+ years in software development, validation, and delivery management.
  • 8+ years in silicon validation, test engineering, or hardware infra; 3+ years in engineering management.
  • Deep knowledge of ASIC validation: PVT, frequency binning, power/thermal, production test.
  • Experience building and operating CI/CD pipelines for hardware validation.
  • Proven experience leading distributed teams across time zones.
  • Strong communication and stakeholder management.
  • Experience with Python-based test automation frameworks.

Responsibilities

  • Lead and manage a team of silicon validation, test engineering, and hardware infrastructure engineers to deliver validation programs.
  • Define and execute end-to-end ASIC validation strategies (pre- and post-silicon).
  • Oversee PVT characterization, frequency binning, power/thermal validation, and production qualification.
  • Build, scale, and maintain hardware validation infra and automated test environments.
  • Develop CI/CD frameworks for silicon/hardware validation workflows.
  • Lead Python-based automation for validation, data collection, analysis, reporting.
  • Establish operational excellence with triage, incident response, and improvements.
  • Analyze validation data to identify trends, risks, performance issues.
  • Collaborate with ASIC design, verification, firmware, software, platform, manufacturing, and product teams.
  • Drive silicon bring-up and debug complex hardware issues.

Skills

Team leadership
Python
CI/CD pipelines
Hardware validation
Silicon validation
Test automation
Data-driven decision-making
Communication
Cross-functional collaboration
Validation methodologies

Tools

CI/CD tooling

Job description

HCLTech is looking for a highly talented and self- motivated ASIC Validation Lead/Manager to join it in advancing the technological world through innovation and creativity.

Job Title: ASIC Validation Lead/Manager

Job REQ ID: 101530

Position Type: Full Time

Looking for an experienced manager/Lead to lead and coordinate deliverables from HCL’s Silicon Infra Enablement teams supporting a strategic hyperscale account.

Ask Manager with hands‑on experience writing validation tests (C/python) targeting various ASIC IP blocks both in pre‑silicon and post‑silicon environment (post is not critical, good to have but pre is critical). Experience executing and debugging and managing test‑frameworks in pre/post‑silicon environment. Experience interacting with customers, leading teams (at some level) and handling multiple projects.

Key Responsibilities

  • Lead and manage a team of silicon validation, test engineering, and hardware infrastructure engineers to ensure successful delivery of validation programs.
  • Define and execute end‑to‑end ASIC validation strategies, including pre‑silicon and post‑silicon validation activities.
  • Oversee PVT characterization, frequency binning, power analysis, thermal validation, reliability testing, and production qualification processes.
  • Build, scale, and maintain hardware validation infrastructure and automated test environments.
  • Develop and drive CI/CD frameworks for silicon and hardware validation workflows, improving test coverage, quality, and execution efficiency.
  • Lead the design and implementation of Python‑based automation frameworks for validation, data collection, analysis, and reporting.
  • Establish operational excellence through structured daily triage, issue management, root‑cause analysis, incident response, and continuous improvement processes.
  • Analyze validation data and test results to identify trends, risks, performance issues, and opportunities for optimization.
  • Collaborate closely with ASIC design, verification, firmware, software, platform, manufacturing, and product engineering teams to resolve silicon issues and ensure product readiness.
  • Drive silicon bring‑up activities and support debugging of complex hardware and system‑level issues.

Qualifications

  • 10+ years of experience in software development, validation, and software delivery management, including managed services team leadership.
  • 8+ years of experience in silicon validation, test engineering, or hardware infrastructure, with 3+ years in engineering management.
  • Deep understanding of ASIC validation methodologies, including PVT characterization, frequency binning, power/thermal analysis, and production test flows.
  • Experience building and operating CI/CD pipelines for hardware validation (not just software).
  • Proven track record of managing distributed teams across multiple time zones and vendor organizations.
  • Strong operational discipline with experience in daily triage, incident response, and data‑driven decision‑making.
  • knowledge on with Python‑based test automation frameworks.
  • Excellent communication skills for interfacing with silicon design teams, platform engineers, and senior leadership.

Nice to Have

  • Experience with large‑scale internal developer ecosystems and tooling platforms.
  • Exposure to AI/ML accelerator silicon (training or inference ASICs).
  • Hands‑on coding ability for firmware‑level test tooling and automation scripts.

Pay and Benefits

  • Pay Range Minimum: $133000/annum
  • Pay Range Maximum: $204000/annum

A candidate’s pay within the range will depend on their skills, experience, education, and other factors permitted by law. This role may also be eligible for performance‑based bonuses subject to company policies. In addition, this role is eligible for the following benefits subject to company policies: medical, dental, vision, pharmacy, life, accidental death & dismemberment, and disability insurance; employee assistance program; 401(k) retirement plan; 10 days of paid time off per year (some positions are eligible for need‑based leave with no designated number of leave days per year); and 10 paid holidays per year

How You’ll Grow

At HCLTech, we offer continuous opportunities for you to find your spark and grow with us. We want you to be happy and satisfied with your role and to really learn what type of work sparks your brilliance the best. Throughout your time with us, we offer transparent communication with senior‑level employees, learning and career development programs at every level, and opportunities to experiment in different roles or even pivot industries. We believe that you should be in control of your career with unlimited opportunities to find the role that fits you best

HCLTech is an equal opportunity employer, committed to providing equal employment opportunities to all applicants and employees regardless of race, religion, sex, color, age, national origin, pregnancy, sexual orientation, physical disability or genetic information, military or veteran status, or any other protected classification, in accordance with federal, state, and/or local law. Should any applicant have concerns about discrimination in the hiring process, they should provide a detailed report of those concerns to secure@hcltech.com for investigation.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC Validation Lead & Automation Architect
Senior ASIC Validation Lead & Automation Architect

HCLTech • Fremont (CA)

On-site
USD 133,000 - 204,000
Senior ASIC Verification Engineer
Senior ASIC Verification Engineer

Hewlett Packard Enterprise Company • Sunnyvale (CA)

Hybrid
USD 154,000 - 311,000
Senior ASIC Verification Engineer
Senior ASIC Verification Engineer

Hewlett Packard Enterprise Company in • Sunnyvale (CA)

Hybrid
USD 154,000 - 311,000
Senior Manager, Mixed-Signal and Systems Validation
Senior Manager, Mixed-Signal and Systems Validation

Broadcom • Irvine (CA)

On-site
USD 168,000 - 268,000
Discretionary annual bonus
Equity grants
Comprehensive benefits package
Design Verification Engineer
Design Verification Engineer

HCLTech • Sunnyvale (CA)

On-site
USD 92,000 - 141,000
Medical, dental, and vision insurance
401(k) retirement plan
10 days paid time off per year
+1
Hardware Validation Engineer
Hardware Validation Engineer

HCLTech • Austin (TX)

On-site
USD 88,000 - 134,000
Medical, dental, vision
Pharmacy coverage
Life insurance
+6
Senior Manager, Mixed-Signal and Systems Validation
Senior Manager, Mixed-Signal and Systems Validation

Socket.dev • San Jose (CA)

On-site
USD 168,000 - 268,000
Equity grant
Annual equity awards
Comprehensive benefits
Senior ASIC Verification Engineer
Senior ASIC Verification Engineer

Hobbsnews • Sunnyvale (CA), Northern (KY)

Hybrid
USD 150,000 - 310,000
Senior ASIC Verification Engineer
Senior ASIC Verification Engineer

Hewlett Packard Enterprise • Sunnyvale (CA)

Hybrid
USD 154,000 - 311,000
ASIC Verification Engineer
ASIC Verification Engineer

Hewlett Packard Enterprise Company in • Sunnyvale (CA)

Hybrid
USD 120,000 - 243,000